-
Notifications
You must be signed in to change notification settings - Fork 2
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
strath_sdfec_hw Will not build #3
Comments
I've updated the 2x2 and 4x2 TCLs to reflect the new FEC_CTRL VLNV. Hopefully this fixes it? On a train so don't have the correct Vivado version to check just now. If not, I will have a closer look when in tomorrow. |
Hi, I believe the same fix should be applied to the ZCU208 as well. Lewis |
Good catch! Didn't see that board.. |
Does the ZCU111 need to be updated? |
Should be okay. I at least tested that board when I made the change 😅 |
All the block designs build and I managed to build the bitstreams for ZCU111, 4x2 and 208 without problem. Had constraints problems with the clock pins for 2x2. I think maybe the board files I have for that board are no good? Is anyone able to confirm the 2x2 builds okay? |
Hello,
It appears that strath_sdfec_hw will no longer build since commit 946d4b9.
Looks like there has been an IP core VLNV change causing issues,
Dave.
The text was updated successfully, but these errors were encountered: