-
Notifications
You must be signed in to change notification settings - Fork 494
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Enable mm #159
base: master
Are you sure you want to change the base?
Enable mm #159
Commits on Aug 6, 2024
-
Platform/Intel: Force PE/COFF sections 4KB aligned
Force PE/COFF sections to be aligned at 4KB boundaries to support MemoryAttribute table. Signed-off-by: Jiaxin Wu <[email protected]>
Configuration menu - View commit details
-
Copy full SHA for 2ef927e - Browse repository at this point
Copy the full SHA 2ef927eView commit details -
Platform/Intel: Update dynamic PCD to fixed PCD for MM_STANDALONE
This patch changes below dynamic PCD to fixed PCD for MM_STANDALONE: gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageVariableBase64|0 gEfiMdeModulePkgTokenSpaceGuid.PcdEmuVariableNvStoreReserved|0 Signed-off-by: Jiaxin Wu <[email protected]>
Configuration menu - View commit details
-
Copy full SHA for 540f410 - Browse repository at this point
Copy the full SHA 540f410View commit details -
Platform/Intel: Restart MM Dispatcher once MM Entry Point is registered
Enable PcdRestartMmDispatcherOnceMmEntryRegistered PCD Signed-off-by: Jiaxin Wu <[email protected]>
Configuration menu - View commit details
-
Copy full SHA for c5a44b2 - Browse repository at this point
Copy the full SHA c5a44b2View commit details -
Platform/Intel: Add PcdStandaloneMmEnable feature PCD
Add PcdStandaloneMmEnable feature PCD, default set to FALSE. Signed-off-by: Jiaxin Wu <[email protected]>
Configuration menu - View commit details
-
Copy full SHA for a44c2e4 - Browse repository at this point
Copy the full SHA a44c2e4View commit details -
Silicon/Intel: Include required StandaloneMm drivers
Include required StandaloneMm drivers under PcdStandaloneMmEnable PCD. Signed-off-by: Jiaxin Wu <[email protected]>
Configuration menu - View commit details
-
Copy full SHA for 7637390 - Browse repository at this point
Copy the full SHA 7637390View commit details -
Platform/Intel: Include required StandaloneMm modules
Include required StandaloneMm Drivers and Libs under PcdStandaloneMmEnable PCD. Change the PcdStandaloneMmEnable to TRUE to enable the MM on QSP. Signed-off-by: Jiaxin Wu <[email protected]>
Configuration menu - View commit details
-
Copy full SHA for ebd866e - Browse repository at this point
Copy the full SHA ebd866eView commit details
Commits on Aug 8, 2024
-
Platform/Intel: Add SmmProfile enable/disable control for QSP
Add PcdCpuSmmProfileEnable & PcdCpuSmmRestrictedMemoryAccess for the SmmProfile enable/disable control for QSP. Signed-off-by: Jiaxin Wu <[email protected]>
Configuration menu - View commit details
-
Copy full SHA for e22f509 - Browse repository at this point
Copy the full SHA e22f509View commit details -
Platform/Intel: Override BaseMemoryLib if SMM profile enable
The instructions in BaseMemoryLibRepStr could potentially trigger multiple #PF (Page Faults) before the Debug Trap handler is invoked if the size of the memory being copied exceeds 8KB. This would result in the number of recorded old entries bigger than the MAX_PF_ENTRY_COUNT limit of 10. The relevant instructions are: mov rcx, r8 and r8, 7 shr rcx, 3 rep movsq To prevent this issue, override the BaseMemoryLib with BaseMemoryLibSse2 when the SMM profile is enabled. This change avoids the use of the "rep movsq" instruction, which is the source of the problem. Signed-off-by: Jiaxin Wu <[email protected]>
Configuration menu - View commit details
-
Copy full SHA for d72886c - Browse repository at this point
Copy the full SHA d72886cView commit details