Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Enable mm #159

Draft
wants to merge 8 commits into
base: master
Choose a base branch
from
Draft

Enable mm #159

wants to merge 8 commits into from

Commits on Aug 6, 2024

  1. Platform/Intel: Force PE/COFF sections 4KB aligned

    Force PE/COFF sections to be aligned at 4KB boundaries
    to support MemoryAttribute table.
    
    Signed-off-by: Jiaxin Wu <[email protected]>
    jiaxinwu committed Aug 6, 2024
    Configuration menu
    Copy the full SHA
    2ef927e View commit details
    Browse the repository at this point in the history
  2. Platform/Intel: Update dynamic PCD to fixed PCD for MM_STANDALONE

    This patch changes below dynamic PCD to fixed PCD for MM_STANDALONE:
    gEfiMdeModulePkgTokenSpaceGuid.PcdFlashNvStorageVariableBase64|0
    gEfiMdeModulePkgTokenSpaceGuid.PcdEmuVariableNvStoreReserved|0
    
    Signed-off-by: Jiaxin Wu <[email protected]>
    jiaxinwu committed Aug 6, 2024
    Configuration menu
    Copy the full SHA
    540f410 View commit details
    Browse the repository at this point in the history
  3. Platform/Intel: Restart MM Dispatcher once MM Entry Point is registered

    Enable PcdRestartMmDispatcherOnceMmEntryRegistered PCD
    
    Signed-off-by: Jiaxin Wu <[email protected]>
    jiaxinwu committed Aug 6, 2024
    Configuration menu
    Copy the full SHA
    c5a44b2 View commit details
    Browse the repository at this point in the history
  4. Platform/Intel: Add PcdStandaloneMmEnable feature PCD

    Add PcdStandaloneMmEnable feature PCD, default set to FALSE.
    
    Signed-off-by: Jiaxin Wu <[email protected]>
    jiaxinwu committed Aug 6, 2024
    Configuration menu
    Copy the full SHA
    a44c2e4 View commit details
    Browse the repository at this point in the history
  5. Silicon/Intel: Include required StandaloneMm drivers

    Include required StandaloneMm drivers under
    PcdStandaloneMmEnable PCD.
    
    Signed-off-by: Jiaxin Wu <[email protected]>
    jiaxinwu committed Aug 6, 2024
    Configuration menu
    Copy the full SHA
    7637390 View commit details
    Browse the repository at this point in the history
  6. Platform/Intel: Include required StandaloneMm modules

    Include required StandaloneMm Drivers and Libs under
    PcdStandaloneMmEnable PCD.
    
    Change the PcdStandaloneMmEnable to TRUE to enable
    the MM on QSP.
    
    Signed-off-by: Jiaxin Wu <[email protected]>
    jiaxinwu committed Aug 6, 2024
    Configuration menu
    Copy the full SHA
    ebd866e View commit details
    Browse the repository at this point in the history

Commits on Aug 8, 2024

  1. Platform/Intel: Add SmmProfile enable/disable control for QSP

    Add PcdCpuSmmProfileEnable & PcdCpuSmmRestrictedMemoryAccess for
    the SmmProfile enable/disable control for QSP.
    
    Signed-off-by: Jiaxin Wu <[email protected]>
    jiaxinwu committed Aug 8, 2024
    Configuration menu
    Copy the full SHA
    e22f509 View commit details
    Browse the repository at this point in the history
  2. Platform/Intel: Override BaseMemoryLib if SMM profile enable

    The instructions in BaseMemoryLibRepStr could potentially
    trigger multiple #PF (Page Faults) before the Debug Trap
    handler is invoked if the size of the memory being copied
    exceeds 8KB. This would result in the number of recorded
    old entries bigger than the MAX_PF_ENTRY_COUNT limit of
    10. The relevant instructions are:
        mov     rcx, r8
        and     r8, 7
        shr     rcx, 3
        rep     movsq
    
    To prevent this issue, override the BaseMemoryLib with
    BaseMemoryLibSse2 when the SMM profile is enabled. This
    change avoids the use of the "rep movsq" instruction, which
    is the source of the problem.
    
    Signed-off-by: Jiaxin Wu <[email protected]>
    jiaxinwu committed Aug 8, 2024
    Configuration menu
    Copy the full SHA
    d72886c View commit details
    Browse the repository at this point in the history