We read every piece of feedback, and take your input very seriously.
To see all available qualifiers, see our documentation.
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Could you improve the documentation, docstring comments and naming of files?
For a newcomer to HDL it took me some time to even figure out what is where and what purpose does it have. Suggestions for name changes:
sdram.py
SdramHwSim.py
sd_intf.py
SdramHwIntf.py
host_intf.py
SdramHostIntf.py
class MySdramCntl
class SdramCntl
test_controller.py
test_SdramCntl.py
test_sdram.py
test_SdramHwSim.py
README.md
The text was updated successfully, but these errors were encountered:
No branches or pull requests
Could you improve the documentation, docstring comments and naming of files?
For a newcomer to HDL it took me some time to even figure out what is where and what purpose does it have. Suggestions for name changes:
sdram.py
-->SdramHwSim.py
, because it is a Simulated SDRAM modelsd_intf.py
-->SdramHwIntf.py
, because it is a Interface on SDRAM hardware sidehost_intf.py
-->SdramHostIntf.py
, because it is a Interface on host sideclass MySdramCntl
-->class SdramCntl
, because it is a general, not mine, SDRAM controller with SdramHwIntf and SdramHostIntf interfacestest_controller.py
-->test_SdramCntl.py
test_sdram.py
-->test_SdramHwSim.py
README.md
)The text was updated successfully, but these errors were encountered: