You signed in with another tab or window. Reload to refresh your session.You signed out in another tab or window. Reload to refresh your session.You switched accounts on another tab or window. Reload to refresh your session.Dismiss alert
Hello, when I try to convert the system verilog, I include a sv file defining a macro. But it gives me this error:
Here ASSERT_DEFAULT_CLK and ASSERT_DEFAULT_RST are defined previously, so they are not unknown macros. define ASSERT_DEFAULT_CLK clk_i define ASSERT_DEFAULT_RST !rst_ni
So does this syntax supported? I appreciate your help.
The text was updated successfully, but these errors were encountered:
Hello, when I try to convert the system verilog, I include a sv file defining a macro. But it gives me this error:
Here
ASSERT_DEFAULT_CLK and
ASSERT_DEFAULT_RST are defined previously, so they are not unknown macros.define ASSERT_DEFAULT_CLK clk_i
define ASSERT_DEFAULT_RST !rst_niSo does this syntax supported? I appreciate your help.
The text was updated successfully, but these errors were encountered: