-
Notifications
You must be signed in to change notification settings - Fork 397
Commit
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
- Loading branch information
1 parent
4fe2a95
commit b3622fd
Showing
2 changed files
with
37 additions
and
37 deletions.
There are no files selected for viewing
14 changes: 7 additions & 7 deletions
14
...ression_tests/vtr_reg_nightly_test1/arithmetic_tasks/open_cores/config/golden_results.txt
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -1,7 +1,7 @@ | ||
arch circuit script_params vtr_flow_elapsed_time vtr_max_mem_stage vtr_max_mem error odin_synth_time max_odin_mem parmys_synth_time max_parmys_mem abc_depth abc_synth_time abc_cec_time abc_sec_time max_abc_mem ace_time max_ace_mem num_clb num_io num_memories num_mult vpr_status vpr_revision vpr_build_info vpr_compiler vpr_compiled hostname rundir max_vpr_mem num_primary_inputs num_primary_outputs num_pre_packed_nets num_pre_packed_blocks num_netlist_clocks num_post_packed_nets num_post_packed_blocks device_width device_height device_grid_tiles device_limiting_resources device_name pack_mem pack_time placed_wirelength_est place_mem place_time place_quench_time placed_CPD_est placed_setup_TNS_est placed_setup_WNS_est placed_geomean_nonvirtual_intradomain_critical_path_delay_est place_delay_matrix_lookup_time place_quench_timing_analysis_time place_quench_sta_time place_total_timing_analysis_time place_total_sta_time min_chan_width routed_wirelength min_chan_width_route_success_iteration logic_block_area_total logic_block_area_used min_chan_width_routing_area_total min_chan_width_routing_area_per_tile min_chan_width_route_time min_chan_width_total_timing_analysis_time min_chan_width_total_sta_time crit_path_routed_wirelength crit_path_route_success_iteration crit_path_total_nets_routed crit_path_total_connections_routed crit_path_total_heap_pushes crit_path_total_heap_pops critical_path_delay geomean_nonvirtual_intradomain_critical_path_delay setup_TNS setup_WNS hold_TNS hold_WNS crit_path_routing_area_total crit_path_routing_area_per_tile router_lookahead_computation_time crit_path_route_time crit_path_total_timing_analysis_time crit_path_total_sta_time num_le num_luts num_add_blocks max_add_chain_length num_sub_blocks max_sub_chain_length | ||
k6_N8_gate_boost_0.2V_22nm.xml Md5Core.v common 891.61 vpr 934.46 MiB -1 -1 27.14 326268 27 22.80 -1 -1 141788 -1 -1 5694 641 0 0 success 574ed3d-dirty release IPO VTR_ASSERT_LEVEL=2 GNU 9.4.0 on Linux-5.10.35-v8 x86_64 2023-02-09T03:32:29 gh-actions-runner-vtr-auto-spawned1 /root/vtr-verilog-to-routing/vtr-verilog-to-routing 956888 641 128 52026 52154 1 24058 6463 90 90 8100 clb auto 346.1 MiB 248.45 312828 934.5 MiB 145.79 1.16 12.2664 -33975.2 -12.2664 12.2664 117.15 0.0882271 0.0767682 12.6953 10.5551 74 448391 32 2.50222e+08 6.86455e+07 3.72985e+07 4604.75 188.93 39.0877 33.1897 418547 17 104887 229635 18003954 3362218 13.234 13.234 -36422.7 -13.234 0 0 4.63728e+07 5725.03 37.97 10.39 4.55225 4.00545 41833 14777 -1 -1 -1 -1 | ||
k6_N8_gate_boost_0.2V_22nm.xml cordic.v common 6.51 vpr 62.03 MiB -1 -1 0.71 29428 11 0.38 -1 -1 36688 -1 -1 49 54 0 0 success 574ed3d-dirty release IPO VTR_ASSERT_LEVEL=2 GNU 9.4.0 on Linux-5.10.35-v8 x86_64 2023-02-09T03:32:29 gh-actions-runner-vtr-auto-spawned1 /root/vtr-verilog-to-routing/vtr-verilog-to-routing 63516 54 51 465 516 1 301 154 11 11 121 clb auto 24.0 MiB 0.16 2292 62.0 MiB 0.10 0.00 4.9508 -205.649 -4.9508 4.9508 0.34 0.000643118 0.000529344 0.0248522 0.0210447 48 5695 35 2.09946e+06 590695 317060. 2620.33 3.05 0.257101 0.22269 4871 21 2150 10679 707105 153170 5.36286 5.36286 -233.356 -5.36286 0 0 382250. 3159.09 0.16 0.22 0.0507321 0.0456471 355 355 -1 -1 -1 -1 | ||
k6_N8_ripple_chain_gate_boost_0.2V_22nm.xml Md5Core.v common 784.51 vpr 874.42 MiB -1 -1 17.97 221420 1 5.61 -1 -1 148452 -1 -1 5125 641 0 0 success 574ed3d-dirty release IPO VTR_ASSERT_LEVEL=2 GNU 9.4.0 on Linux-5.10.35-v8 x86_64 2023-02-09T03:32:29 gh-actions-runner-vtr-auto-spawned1 /root/vtr-verilog-to-routing/vtr-verilog-to-routing 895404 641 128 55563 47815 1 19235 5894 85 85 7225 clb auto 354.8 MiB 76.08 237870 874.4 MiB 249.97 1.73 5.74411 -22836.7 -5.74411 5.74411 105.32 0.065045 0.055807 11.4486 9.41981 78 306321 28 2.22196e+08 6.43647e+07 3.44250e+07 4764.71 204.26 41.6029 35.4381 291043 18 68261 110489 10827436 1893374 4.92108 4.92108 -22366.4 -4.92108 0 0 4.31121e+07 5967.07 36.68 6.75 3.44589 3.01626 39986 2048 -1 -1 -1 -1 | ||
k6_N8_ripple_chain_gate_boost_0.2V_22nm.xml cordic.v common 10.52 vpr 62.59 MiB -1 -1 0.65 29192 4 0.23 -1 -1 36268 -1 -1 41 54 0 0 success 574ed3d-dirty release IPO VTR_ASSERT_LEVEL=2 GNU 9.4.0 on Linux-5.10.35-v8 x86_64 2023-02-09T03:32:29 gh-actions-runner-vtr-auto-spawned1 /root/vtr-verilog-to-routing/vtr-verilog-to-routing 64092 54 51 503 502 1 302 146 10 10 100 clb auto 24.6 MiB 2.19 2018 62.6 MiB 0.14 0.00 4.0367 -191.892 -4.0367 4.0367 0.27 0.000855179 0.000728856 0.0357914 0.0311147 48 4428 39 1.94278e+06 514878 254498. 2544.98 5.08 0.52382 0.461165 4152 21 1803 7688 462873 111112 4.65806 4.65806 -223.324 -4.65806 0 0 306731. 3067.31 0.12 0.19 0.0629149 0.0574304 310 279 -1 -1 -1 -1 | ||
k6_N8_unbalanced_ripple_chain_gate_boost_0.2V_22nm.xml Md5Core.v common 876.12 vpr 897.15 MiB -1 -1 17.32 222108 1 4.75 -1 -1 148404 -1 -1 5176 641 0 0 success 574ed3d-dirty release IPO VTR_ASSERT_LEVEL=2 GNU 9.4.0 on Linux-5.10.35-v8 x86_64 2023-02-09T03:32:29 gh-actions-runner-vtr-auto-spawned1 /root/vtr-verilog-to-routing/vtr-verilog-to-routing 918684 641 128 55563 47815 1 19575 5945 86 86 7396 clb auto 363.3 MiB 204.88 229889 897.2 MiB 271.18 2.17 5.94805 -22791.4 -5.94805 5.94805 104.99 0.105912 0.0849653 12.2351 10.0443 70 304821 35 2.34635e+08 6.56264e+07 3.26175e+07 4410.15 145.85 37.4824 31.5982 285741 33 72065 105124 10431520 1973062 4.75157 4.75157 -22591.2 -4.75157 0 0 4.09886e+07 5542.00 34.60 11.75 7.95486 6.84428 40262 2048 -1 -1 -1 -1 | ||
k6_N8_unbalanced_ripple_chain_gate_boost_0.2V_22nm.xml cordic.v common 7.26 vpr 62.75 MiB -1 -1 0.65 29252 4 0.24 -1 -1 36368 -1 -1 39 54 0 0 success 574ed3d-dirty release IPO VTR_ASSERT_LEVEL=2 GNU 9.4.0 on Linux-5.10.35-v8 x86_64 2023-02-09T03:32:29 gh-actions-runner-vtr-auto-spawned1 /root/vtr-verilog-to-routing/vtr-verilog-to-routing 64252 54 51 503 502 1 307 144 10 10 100 clb auto 24.9 MiB 1.63 2060 62.7 MiB 0.15 0.01 3.696 -183.234 -3.696 3.696 0.27 0.000674288 0.000558701 0.0315237 0.0269096 54 4491 34 1.94854e+06 494442 279084. 2790.84 2.75 0.310335 0.26989 3744 15 1595 5975 310629 72327 3.79249 3.79249 -198.025 -3.79249 0 0 343682. 3436.82 0.13 0.13 0.0431736 0.0397482 305 279 -1 -1 -1 -1 | ||
arch circuit script_params vtr_flow_elapsed_time vtr_max_mem_stage vtr_max_mem error odin_synth_time max_odin_mem parmys_synth_time max_parmys_mem abc_depth abc_synth_time abc_cec_time abc_sec_time max_abc_mem ace_time max_ace_mem num_clb num_io num_memories num_mult vpr_status vpr_revision vpr_build_info vpr_compiler vpr_compiled hostname rundir max_vpr_mem num_primary_inputs num_primary_outputs num_pre_packed_nets num_pre_packed_blocks num_netlist_clocks num_post_packed_nets num_post_packed_blocks device_width device_height device_grid_tiles device_limiting_resources device_name pack_mem pack_time placed_wirelength_est total_swap accepted_swap rejected_swap aborted_swap place_mem place_time place_quench_time placed_CPD_est placed_setup_TNS_est placed_setup_WNS_est placed_geomean_nonvirtual_intradomain_critical_path_delay_est place_delay_matrix_lookup_time place_quench_timing_analysis_time place_quench_sta_time place_total_timing_analysis_time place_total_sta_time min_chan_width routed_wirelength min_chan_width_route_success_iteration logic_block_area_total logic_block_area_used min_chan_width_routing_area_total min_chan_width_routing_area_per_tile min_chan_width_route_time min_chan_width_total_timing_analysis_time min_chan_width_total_sta_time crit_path_num_rr_graph_nodes crit_path_num_rr_graph_edges crit_path_collapsed_nodes crit_path_routed_wirelength crit_path_route_success_iteration crit_path_total_nets_routed crit_path_total_connections_routed crit_path_total_heap_pushes crit_path_total_heap_pops critical_path_delay geomean_nonvirtual_intradomain_critical_path_delay setup_TNS setup_WNS hold_TNS hold_WNS crit_path_routing_area_total crit_path_routing_area_per_tile router_lookahead_computation_time crit_path_route_time crit_path_create_rr_graph_time crit_path_create_intra_cluster_rr_graph_time crit_path_tile_lookahead_computation_time crit_path_router_lookahead_computation_time crit_path_total_timing_analysis_time crit_path_total_sta_time num_le num_luts num_add_blocks max_add_chain_length num_sub_blocks max_sub_chain_length | ||
k6_N8_gate_boost_0.2V_22nm.xml Md5Core.v common 1864.14 vpr 957.58 MiB -1 -1 22.42 331380 27 13.20 -1 -1 142432 -1 -1 5694 641 0 0 success v8.0.0-10948-g76f6d280f release IPO VTR_ASSERT_LEVEL=2 GNU 11.4.0 on Linux-6.5.0-44-generic x86_64 2024-08-02T13:50:03 amir-virtual-machine /home/amir/Projects/vtr-yosys42/vtr-verilog-to-routing/vtr_flow/scripts 980564 641 128 52026 52154 1 24058 6463 90 90 8100 clb auto 349.0 MiB 173.06 299893 8009738 3248634 4687011 74093 957.6 MiB 90.11 0.74 14.696 -38781.3 -14.696 14.696 78.67 0.0454146 0.0364574 6.41213 5.29191 66 440752 49 2.50222e+08 6.86455e+07 3.39805e+07 4195.12 1395.25 30.8998 26.3648 844532 8713078 -1 405206 17 108336 237098 17288222 3304110 13.1078 13.1078 -35765.6 -13.1078 0 0 4.24114e+07 5235.97 21.75 5.86 5.90 -1 -1 21.75 2.25901 2.0474 41833 14777 -1 -1 -1 -1 | ||
k6_N8_gate_boost_0.2V_22nm.xml cordic.v common 7.58 vpr 64.93 MiB -1 -1 0.84 29792 11 0.37 -1 -1 37192 -1 -1 47 54 0 0 success v8.0.0-10948-g76f6d280f release IPO VTR_ASSERT_LEVEL=2 GNU 11.4.0 on Linux-6.5.0-44-generic x86_64 2024-08-02T13:50:03 amir-virtual-machine /home/amir/Projects/vtr-yosys42/vtr-verilog-to-routing/vtr_flow/scripts 66492 54 51 461 512 1 307 152 10 10 100 clb auto 26.7 MiB 0.17 2373 13922 2643 10142 1137 64.9 MiB 0.13 0.00 6.47024 -256.927 -6.47024 6.47024 0.33 0.00042886 0.000357536 0.0688225 0.0500239 54 5335 26 1.91864e+06 566585 279084. 2790.84 3.59 0.401441 0.318793 8874 64549 -1 4508 18 1941 9258 477400 107312 5.64329 5.64329 -238.143 -5.64329 0 0 343682. 3436.82 0.14 0.15 0.08 -1 -1 0.14 0.031029 0.0281091 351 351 -1 -1 -1 -1 | ||
k6_N8_ripple_chain_gate_boost_0.2V_22nm.xml Md5Core.v common 496.86 vpr 906.63 MiB -1 -1 14.92 221280 1 3.28 -1 -1 149256 -1 -1 5125 641 0 0 success v8.0.0-10948-g76f6d280f release IPO VTR_ASSERT_LEVEL=2 GNU 11.4.0 on Linux-6.5.0-44-generic x86_64 2024-08-02T13:50:03 amir-virtual-machine /home/amir/Projects/vtr-yosys42/vtr-verilog-to-routing/vtr_flow/scripts 928388 641 128 55563 47815 1 19235 5894 85 85 7225 clb auto 357.9 MiB 53.49 222909 7988444 3311697 4529990 146757 906.6 MiB 158.12 1.29 7.30188 -25593.7 -7.30188 7.30188 59.85 0.0346093 0.0287273 5.37677 4.40327 72 301784 47 2.22196e+08 6.43647e+07 3.24327e+07 4488.96 129.63 18.1686 15.4729 798746 8418143 -1 279076 27 66623 107145 10680598 2015876 5.67328 5.67328 -22253.4 -5.67328 0 0 4.04835e+07 5603.25 23.02 4.40 5.91 -1 -1 23.02 2.21605 1.94489 39986 2048 -1 -1 -1 -1 | ||
k6_N8_ripple_chain_gate_boost_0.2V_22nm.xml cordic.v common 8.87 vpr 65.29 MiB -1 -1 0.79 28728 4 0.20 -1 -1 36472 -1 -1 41 54 0 0 success v8.0.0-10948-g76f6d280f release IPO VTR_ASSERT_LEVEL=2 GNU 11.4.0 on Linux-6.5.0-44-generic x86_64 2024-08-02T13:50:03 amir-virtual-machine /home/amir/Projects/vtr-yosys42/vtr-verilog-to-routing/vtr_flow/scripts 66852 54 51 503 502 1 302 146 10 10 100 clb auto 27.3 MiB 2.56 2020 13202 2597 9296 1309 65.3 MiB 0.11 0.00 4.8288 -228.616 -4.8288 4.8288 0.37 0.000364269 0.000298402 0.0192023 0.0163646 54 4296 26 1.94278e+06 514878 279084. 2790.84 2.89 0.263514 0.235912 9066 64687 -1 3771 16 1579 6792 333407 78376 3.86988 3.86988 -205.334 -3.86988 0 0 343682. 3436.82 0.12 0.10 0.06 -1 -1 0.12 0.0312726 0.0289765 310 279 -1 -1 -1 -1 | ||
k6_N8_unbalanced_ripple_chain_gate_boost_0.2V_22nm.xml Md5Core.v common 1397.07 vpr 910.60 MiB -1 -1 14.85 221360 1 3.28 -1 -1 149104 -1 -1 5176 641 0 0 success v8.0.0-10948-g76f6d280f release IPO VTR_ASSERT_LEVEL=2 GNU 11.4.0 on Linux-6.5.0-44-generic x86_64 2024-08-02T13:50:03 amir-virtual-machine /home/amir/Projects/vtr-yosys42/vtr-verilog-to-routing/vtr_flow/scripts 932456 641 128 55563 47815 1 19575 5945 86 86 7396 clb auto 365.9 MiB 147.36 216449 8026913 3325604 4544181 157128 910.6 MiB 163.05 1.15 7.79808 -26173.5 -7.79808 7.79808 74.45 0.0333148 0.0256067 5.40235 4.3967 64 296093 41 2.34635e+08 6.56264e+07 3.02030e+07 4083.70 918.35 25.6673 21.649 786056 7778811 -1 273121 29 74523 108445 10800591 2118622 5.10857 5.10857 -22338.5 -5.10857 0 0 3.78329e+07 5115.32 18.90 4.37 4.97 -1 -1 18.90 2.1942 1.92409 40262 2048 -1 -1 -1 -1 | ||
k6_N8_unbalanced_ripple_chain_gate_boost_0.2V_22nm.xml cordic.v common 7.20 vpr 65.30 MiB -1 -1 0.75 28880 4 0.23 -1 -1 36456 -1 -1 39 54 0 0 success v8.0.0-10948-g76f6d280f release IPO VTR_ASSERT_LEVEL=2 GNU 11.4.0 on Linux-6.5.0-44-generic x86_64 2024-08-02T13:50:03 amir-virtual-machine /home/amir/Projects/vtr-yosys42/vtr-verilog-to-routing/vtr_flow/scripts 66864 54 51 503 502 1 307 144 10 10 100 clb auto 27.3 MiB 1.64 2063 8438 1287 6455 696 65.3 MiB 0.11 0.04 4.75191 -227.336 -4.75191 4.75191 0.39 0.0381416 0.0380647 0.0525767 0.050608 52 4645 30 1.94854e+06 494442 271502. 2715.02 1.67 0.208403 0.193565 8966 63017 -1 3899 50 1667 6383 746112 263022 3.83606 3.83606 -202.472 -3.83606 0 0 335037. 3350.37 0.15 0.37 0.15 -1 -1 0.15 0.120279 0.114452 305 279 -1 -1 -1 -1 |
Oops, something went wrong.