Skip to content
View zyp96's full-sized avatar

Block or report zyp96

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. e200_opensource e200_opensource Public

    Forked from SI-RISCV/e200_opensource

    The Ultra-Low Power RISC Core

    Verilog

  2. FPGA-ftdi245fifo FPGA-ftdi245fifo Public

    Forked from WangXuan95/FPGA-ftdi245fifo

    FPGA-based USB fast data transmission using FT232H/FT600 chip. 使用FT232H/FT600芯片进行FPGA与电脑之间的高速数据传输。

    SystemVerilog

  3. HLS-SOC-Discussions HLS-SOC-Discussions Public

    Forked from bol-edu/HLS-SOC-Discussions

    Discussion Forum for High-Level Synthesis (HLS) Courses in Taiwan.

  4. novaad novaad Public

    Forked from das-dias/novaad

    An EDA tool for automatic device sizing using Gm/Id method.

    Python