Skip to content
@10x-Engineers

10xEngineers

Popular repositories Loading

  1. Infinite-ISP Infinite-ISP Public

    A camera ISP (image signal processor) pipeline that contains modules with simple to complex algorithms implemented at the application level.

    Python 153 39

  2. Infinite-ISP_TuningTool Infinite-ISP_TuningTool Public

    Infinite-ISP Tuning Tool is a console-based ISP (image signal processor) tuning application that is specifically designed to tune various modules in the Infinite-ISP_GM.

    Python 24 5

  3. Infinite-ISP_ReferenceModel Infinite-ISP_ReferenceModel Public

    A Python based fixed-point implementation of the Infinite-ISP design for ASIC and FPGA design and verification.

    Python 16 9

  4. clang-builtin-tutorial clang-builtin-tutorial Public

    10 1

  5. Infinite-ISP_FPGABinaries Infinite-ISP_FPGABinaries Public

    Infinite-ISP Image Signal Processing Pipeline FPGA Binaries for XCK26 Zynq® UltraScale+™ MPSoC present on Xilinx® Kria™ KV260 Vision AI Starter Kit and Efinix® Titanium Ti180 J484 Development Kit

    Python 6 2

  6. tutorial-llvm-pass tutorial-llvm-pass Public

    C++ 3

Repositories

Showing 10 of 61 repositories
  • cva6 Public Forked from openhwgroup/cva6

    The CORE-V CVA6 is an Application class 6-stage RISC-V CPU capable of booting Linux

    10x-Engineers/cva6’s past year of commit activity
    Assembly 2 697 0 1 Updated Nov 26, 2024
  • matmul_kernel Public
    10x-Engineers/matmul_kernel’s past year of commit activity
    C 0 0 0 0 Updated Nov 18, 2024
  • cvw Public Forked from openhwgroup/cvw

    CORE-V Wally is a configurable RISC-V Processor associated with RISC-V System-on-Chip Design textbook. Contains a 5-stage pipeline, support for A, B, C, D, F, M and Q extensions, and optional caches, BP, FPU, VM/MMU, AHB, RAMs, and peripherals.

    10x-Engineers/cvw’s past year of commit activity
    SystemVerilog 0 198 0 0 Updated Nov 18, 2024
  • cvw-arch-verif Public Forked from openhwgroup/cvw-arch-verif

    The purpose of the repo is to support CORE-V Wally architectural verification

    10x-Engineers/cvw-arch-verif’s past year of commit activity
    SystemVerilog 0 25 0 0 Updated Nov 15, 2024
  • MoonDreamMojo Public Forked from taalhaataahir0102/MoonDreamMojo
    10x-Engineers/MoonDreamMojo’s past year of commit activity
    Mojo 0 1 0 0 Updated Oct 31, 2024
  • iopmp-spec Public Forked from riscv-non-isa/iopmp-spec

    This repository contains the specification source for the RISC-V IOPMP Specification. This document proposes a Physical Memory Protection Unit of Input/Output devices, IOPMP for short, to regulate the accesses issued from the bus masters.

    10x-Engineers/iopmp-spec’s past year of commit activity
    Makefile 0 CC-BY-4.0 4 0 0 Updated Oct 17, 2024
  • Infinite-ISP_ReferenceModel Public

    A Python based fixed-point implementation of the Infinite-ISP design for ASIC and FPGA design and verification.

    10x-Engineers/Infinite-ISP_ReferenceModel’s past year of commit activity
    Python 16 Apache-2.0 9 5 (1 issue needs help) 3 Updated Oct 17, 2024
  • riscv-ci-partners Public

    RISC-V CI Partners Project

    10x-Engineers/riscv-ci-partners’s past year of commit activity
    HTML 2 MIT 0 0 1 Updated Oct 14, 2024
  • evsoc Public Forked from Efinix-Inc/evsoc

    This repo is for Edge Vision SoC framework, which facilitates quick porting of users' design for Edge AI and Vision solutions.

    10x-Engineers/evsoc’s past year of commit activity
    SystemVerilog 0 MIT 12 0 0 Updated Oct 8, 2024
  • MoonDreamMojoOld Public
    10x-Engineers/MoonDreamMojoOld’s past year of commit activity
    0 0 0 0 Updated Oct 8, 2024
View all repositories

People

This organization has no public members. You must be a member to see who’s a part of this organization.

Top languages

Loading…

Most used topics

Loading…