Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Adding support for EN25QH128 Flash chip #9

Open
wants to merge 1 commit into
base: master
Choose a base branch
from
Open

Adding support for EN25QH128 Flash chip #9

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
9 changes: 8 additions & 1 deletion Readme.md
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,4 +1,11 @@
## Bootloader for T20 Devices

## Scripts:
Compile_ *** => compiles a Version for a specific Device
Compile_ *** => compiles a Version for a specific Device

## Build using a ubuntu container
1) Checkout the repo
2) `docker run -it -v d:<location>:/uboot ubuntu /bin/bash`
3) `apt-get update && apt-get upgrade && apt-get install -y build-essential make git`
4) `git clone https://github.com/Dafang-Hacks/mips-gcc472-glibc216-64bit.git toolchain`
5) `cd /uboot && ./Compile_*`
21 changes: 21 additions & 0 deletions drivers/spi/jz_spi.h
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -345,6 +345,27 @@ static struct jz_spi_support jz_spi_support_table[] = {
.cmd_read = CMD_QUAD_READ,
#ifdef CONFIG_JZ_SFC
.sfc_mode = TRAN_SPI_QUAD,
#endif
},
},
{
.name = "EN25QH128",
.id_manufactory = 0x1c7018,
.page_size = 256,
.sector_size = (64 * 1024),
.addr_size = 3,
.size = (16 * 1024 * 1024),
.quad_mode = {
.dummy_byte = 8,
.RDSR_CMD = CMD_RDSR_1,
.WRSR_CMD = CMD_WRSR_1,
.RDSR_DATE = 0x2,//the data is write the spi status register for QE bit
.RD_DATE_SIZE = 1,
.WRSR_DATE = 0x2,//this bit should be the flash QUAD mode enable
.WD_DATE_SIZE = 1,
.cmd_read = CMD_QUAD_READ,
#ifdef CONFIG_JZ_SFC
.sfc_mode = TRAN_SPI_QUAD,
#endif
},
},
Expand Down