Skip to content

0.2.0

Compare
Choose a tag to compare
@Jesus89 Jesus89 released this 11 Aug 16:07
· 3060 commits to develop since this release

Changelog

  • Edit > Language: English, Spanish
  • Add more logic gates
  • Add logo
  • Add dmg packaging
  • Check input-config connections
  • Recursive resources detection
  • Sync list files
  • Optimize >30% packages size
  • Minor GUI improvements
  • Increase apio exec maxBuffer

beta 2

  • Add grid, pan (left-click) and zoom (wheel).
  • Add selection tool (right-click).
  • Improve blocks and wires appearance.
  • Improve blocks and wires behavior.
  • Add basic > info block.
  • Edit code block ports by double-click.
  • File menu: add basic examples.
  • File menu: add templates.
  • File menu: Export verilog and PCF.
  • Edit menu: Add Image path.
  • Add View menu and Reset view item.
  • Tools menu: add verify (uses apio > icarus verilog).
  • Tools menu: improve toolchain installation.
  • Add config block: input-config (pullup).

beta 1

  • Rewrite all the application using:
    • nodejs
    • angularjs
    • jquery
    • grunt
    • bower
  • GUI refactor using:
    • nwjs
    • jointjs
    • alerfityjs
    • bootstrap
    • ace editor
    • select2
  • File menu: add new project
  • File menu: add open project
  • File menu: add examples
  • File menu: add save
  • File menu: add save as
  • File menu: add import block
  • File menu: add export as block
  • Edit menu: add clear graph
  • Edit menu: add clone selected + shortcut
  • Edit menu: add remove selected + shortcut
  • Boards menu: support multiple boards:
    • iCEstick
    • Icezum
    • Go board
  • Tools menu: add build
  • Tools menu: add upload
  • Tools menu: add install toolchain:
    • Install and create a Python virtualenv
    • Install apio
    • Install system, scons, icestorm
  • Tools menu: add remove toolchain
  • Help menu: add view license
  • Help menu: add documentation
  • Help menu: add source code
  • Help menu: add community forum
  • Help menu: add about Icestudio
  • Basic blocks:
    • code: contains a verilog editor
    • input & output: contains a FPGA I/O pin selector
  • Bit blocks: 0, 1
  • Logic blocks: and, not, or
  • Add block examination
  • Add breadcrumbs to allow navigation
  • Add multiplatform packaging using grunt