forked from ghdl/ghdl-language-server
-
Notifications
You must be signed in to change notification settings - Fork 0
Commit
This commit does not belong to any branch on this repository, and may belong to a fork outside of the repository.
moved snippets to seperate files based on logical ordering and update…
…d package.json
- Loading branch information
Glen Nicholls
authored and
Glen Nicholls
committed
Nov 15, 2019
1 parent
9b5adc9
commit 8ae5ce5
Showing
8 changed files
with
415 additions
and
412 deletions.
There are no files selected for viewing
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -0,0 +1,47 @@ | ||
{ | ||
"Generate Case 2008": { | ||
"prefix": "generate_case_2008", | ||
"body": [ | ||
"gen_${1:generateName} : case ${1:select} generate", | ||
"\twhen ${2:others} =>", | ||
"\t\t${3:null;}", | ||
"\t$0", | ||
"end generate;" | ||
], | ||
"description": "case generate instantiation (vhdl 2008)" | ||
}, | ||
"Generate If": { | ||
"prefix": "generate_if", | ||
"body": [ | ||
"gen_${1:generateName} : if ${2:expression} generate", | ||
"\t$0", | ||
"end generate;" | ||
], | ||
"description": "if generate instantiation" | ||
}, | ||
"Generate Elsif 2008": { | ||
"prefix": "generate_elsif_2008", | ||
"body": [ | ||
"elsif ${1:expression} generate", | ||
"\t$0" | ||
], | ||
"description": "elsif generate instantiation (vhdl 2008)" | ||
}, | ||
"Generate Else 2008": { | ||
"prefix": "generate_else_2008", | ||
"body": [ | ||
"\telse generate", | ||
"\t\t$0" | ||
], | ||
"description": "else generate instantiation (vhdl 2008)" | ||
}, | ||
"Generate For": { | ||
"prefix": "generate_for", | ||
"body": [ | ||
"gen_loop_${1:generateName} : for ${2:i} in ${3:range} generate", | ||
"\t$0", | ||
"end generate;" | ||
], | ||
"description": "for generate loop instantiation (vhdl 2008)" | ||
} | ||
} |
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -0,0 +1,164 @@ | ||
{ | ||
// TODO: open VSC enhancement to allow for user selections ($x) within or (${1||}) selection | ||
// TODO: open VSC bug about or selection for doing nothing still requires the editor insert a space or character | ||
// TODO: figure out how to column align with snippets such that when new lines are made for things like when/else | ||
// or with select, cursor for next line is aligned with <= | ||
// TODO: all types from ieee fixed/floating point packages | ||
"Alias": { | ||
"prefix": "alias", | ||
"body": [ | ||
"alias ${1:alias_name} : ${2:alias_type} is ${3:object_name};", | ||
"$0" | ||
], | ||
"description": "alias declaration" | ||
}, | ||
// ? are signal/variable/constant all valid for external names | ||
"Alias External Name 2008": { | ||
"prefix": "alias_external_name_2008", | ||
"body": [ | ||
"alias ${1:name} is", | ||
"\t<< ${2|signal,variable,constant|} ${3:path.to.signal.name} : ${4:type} >>;", | ||
"$0" | ||
], | ||
"description": "hierarchical signal declaration (vhdl 2008). NOTE: for standard types (SLV, unsighed, signed, etc.), no range needs to be specified" | ||
}, | ||
"Array": { | ||
"prefix": "array", | ||
"body": [ | ||
"type ${1:type_name} is array (${2:natural range<>}) of ${3:element_type};", | ||
"$0" | ||
], | ||
"description": "synthesizable attributes (high,low,left,right,range,reverse_range,length,event)" | ||
}, | ||
"Assert": { | ||
"prefix": "assert", | ||
"body": [ | ||
"assert ${1:expression}", | ||
"\treport \"${2:string}\"", | ||
"\tseverity ${3|note,warning,error,failure|};", | ||
"$0" | ||
], | ||
"description": "assert declaration" | ||
}, | ||
"Constant": { | ||
"prefix": "constant", | ||
"body": [ | ||
"constant ${1:name} : ${2:type} := ${3:default_value};", | ||
"$0" | ||
], | ||
"description": "constant declaration" | ||
}, | ||
"Function": { | ||
"prefix": "function", | ||
"body": [ | ||
"function ${1:name} (${2:params}) return ${3:type} is", | ||
"begin", | ||
"\t$0", | ||
"end function;" | ||
], | ||
"description": "function body declaration" | ||
}, | ||
"Natural Range": { | ||
"prefix": "natural_range", | ||
"body": [ "natural range<>" ], | ||
"description": "natural range declaration" | ||
}, | ||
"Others": { | ||
"prefix": ["others"], | ||
"body": [ "(others => ${1:<value>})${2| ,;|}$0" ], | ||
"description": "others declaration" | ||
}, | ||
"Procedure": { | ||
"prefix": "procedure", | ||
"body": [ | ||
"procedure ${1:name} (${2:params}) is", | ||
"begin", | ||
"\t$0", | ||
"end procedure;" | ||
], | ||
"description": "procedure body declaration" | ||
}, | ||
"Record Type": { | ||
"prefix": "record", | ||
"body": [ | ||
"type ${1:name} is record", | ||
"\t${2:signal_name} : ${3:type};", | ||
"\t$0", | ||
"end record;" | ||
], | ||
"description": "record declaration" | ||
}, | ||
"Signal": { | ||
"prefix": "signal", | ||
"body": [ | ||
"signal ${1:name} : ${2:type} := ${3:default_value};", | ||
"$0" | ||
], | ||
"description": "signal declaration" | ||
}, | ||
"Signed": { | ||
"prefix": "signed", | ||
"body": [ "signed($1 ${2|downto,to|} $3)${4| := ,;|}$0" ], | ||
"description": "signed declaration" | ||
}, | ||
"Standard Logic": { | ||
"prefix": ["std_logic", "sl"], | ||
"body": [ "std_logic${1| := ,;|}$0" ], | ||
"description": "std_logic declaration" | ||
}, | ||
"Standard ULogic": { | ||
"prefix": ["std_ulogic", "sul"], | ||
"body": [ "std_ulogic${1| := ,;|}$0" ], | ||
"description": "std_ulogic declaration" | ||
}, | ||
"Standard Logic Vector": { | ||
"prefix": ["std_logic_vector", "slv"], | ||
"body": [ "std_logic_vector($1 ${2|downto,to|} $3)${4| := ,;|}$0" ], | ||
"description": "std_logic_vector declaration" | ||
}, | ||
"Standard ULogic Vector": { | ||
"prefix": ["std_ulogic_vector", "sulv"], | ||
"body": [ "std_ulogic_vector($1 ${2|downto,to|} $3)${4| := ,;|}$0" ], | ||
"description": "std_ulogic_vector declaration" | ||
}, | ||
"Unsigned": { | ||
"prefix": "unsigned", | ||
"body": [ "unsigned(${1} ${2|downto,to|} ${3})${4| := ,;|}$0" ], | ||
"description": "unsigned declaration" | ||
}, | ||
"When": { | ||
"prefix": "when", | ||
"body": [ | ||
"when ${1:others} =>", | ||
"\t$0" | ||
], | ||
"description": "when declaration" | ||
}, | ||
"When Else": { | ||
"prefix": "when_else", | ||
"body": [ | ||
"${1:signal} <= ${2:first_value} when ${3:expression}", | ||
"\telse ${4:final_value};", | ||
"$0" | ||
], | ||
"description": "concurrent when else declaration" | ||
}, | ||
"With Select": { | ||
"prefix": ["select", "with_select"], | ||
"body": [ | ||
"with ${1:select} select", | ||
"\t${2:signal} <= ${3:first_value} when ${4:select_value},", | ||
"\t\t${5:last_value} when others;", | ||
"$0" | ||
], | ||
"description": "concurrent with select declaration" | ||
}, | ||
"Variable": { | ||
"prefix": "variable", | ||
"body": [ | ||
"variable ${1:name} : ${2:type} := ${3:default_value};", | ||
"$0" | ||
], | ||
"description": "variable declaration" | ||
} | ||
} |
This file contains bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Original file line number | Diff line number | Diff line change |
---|---|---|
@@ -0,0 +1,74 @@ | ||
{ | ||
// TODO: package generics | ||
// TODO: configuration | ||
"Architecture Interface": { | ||
"prefix": "architecture", | ||
"body": [ | ||
"architecture ${1:behav} of ${2:$TM_FILENAME_BASE} is", | ||
"\t$0", | ||
"begin", | ||
"end architecture;" | ||
], | ||
"description": "architecture interface" | ||
}, | ||
"Block Interface": { | ||
"prefix": "block", | ||
"body": [ | ||
"blk_${1:blockName} : block ${2| ,optional_guard_expression|}", | ||
"begin", | ||
"\t$0", | ||
"end block;" | ||
], | ||
"description": "block interface" | ||
}, | ||
"Component Interface": { | ||
"prefix":"component", | ||
"body": [ | ||
"component ${1:comp_name} is", | ||
"\tgeneric (", | ||
"\t\t${2:generics}", | ||
"\t);", | ||
"\tport (", | ||
"\t\t${3:clk : in std_logic;}", | ||
"\t\t${4:reset : in std_logic;}", | ||
"\t\t$0", | ||
"\t);", | ||
"end component;" | ||
], | ||
"description": "component interface" | ||
}, | ||
"Entity Interface": { | ||
"prefix": "entity", | ||
"body": [ | ||
"entity ${1:$TM_FILENAME_BASE} is", | ||
"\tgeneric (", | ||
"\t\t${2:generics}", | ||
"\t);", | ||
"\tport (", | ||
"\t\t${3:clk : in std_logic;}", | ||
"\t\t${4:reset : in std_logic;}", | ||
"\t\t$0", | ||
"\t);", | ||
"end entity;" | ||
], | ||
"description": "entity interface" | ||
}, | ||
"Package Interface": { | ||
"prefix": "package", | ||
"body": [ | ||
"package ${1:$TM_FILENAME_BASE} is", | ||
"\t$0", | ||
"end package;" | ||
], | ||
"description": "package interface" | ||
}, | ||
"Package Body Interface": { | ||
"prefix": "package_body", | ||
"body": [ | ||
"package body ${1:$TM_FILENAME_BASE} is", | ||
"\t$0", | ||
"end package;" | ||
], | ||
"description": "package body interface" | ||
} | ||
} |
Oops, something went wrong.