Pinned Loading
Repositories
Showing 10 of 11 repositories
- PeakRDL-regblock Public Forked from SystemRDL/PeakRDL-regblock
Generate SystemVerilog RTL that implements a register block from compiled SystemRDL input.
HEP-SoC/PeakRDL-regblock’s past year of commit activity - PeakRDL-socgen Public
HEP-SoC/PeakRDL-socgen’s past year of commit activity - pulpissimo Public Forked from pulp-platform/pulpissimo
This is the top-level project for the PULPissimo Platform. It instantiates a PULPissimo open-source system with a PULP SoC domain, but no cluster.
HEP-SoC/pulpissimo’s past year of commit activity - verilog-perl Public Forked from veripool/verilog-perl
Verilog parser, preprocessor, and related tools for the Verilog-Perl package
HEP-SoC/verilog-perl’s past year of commit activity - tech_cells_generic Public Forked from pulp-platform/tech_cells_generic
Technology dependent cells instantiated in the design for generic process (simulation, FPGA)
HEP-SoC/tech_cells_generic’s past year of commit activity - PeakRDL-halcpp Public Forked from Risto97/PeakRDL-halcpp
C++ 17 Hardware abstraction layer generator from systemrdl
HEP-SoC/PeakRDL-halcpp’s past year of commit activity
People
This organization has no public members. You must be a member to see who’s a part of this organization.
Top languages
Loading…
Most used topics
Loading…