Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Add autoreg field. #287

Merged
merged 4 commits into from
Oct 26, 2023
Merged

Add autoreg field. #287

Changes from all commits
Commits
Show all changes
4 commits
Select commit Hold shift + click to select a range
9cc61ac
fix(regs): Use `autoreg` field
arturum1 Oct 24, 2023
341bf3c
Merge branch 'python-setup' of github.com:IObundle/iob-cache into pyt…
arturum1 Oct 24, 2023
90641b8
Merge branch 'python-setup' of github.com:IObundle/iob-cache into pyt…
arturum1 Oct 26, 2023
49d8c60
Merge branch 'main' of github.com:IObundle/iob-cache into python-setup
arturum1 Oct 26, 2023
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
20 changes: 10 additions & 10 deletions iob_cache.py
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -426,7 +426,7 @@ def _setup_regs(cls):
"rst_val": 0,
"addr": 0,
"log2n_items": 0,
"autologic": False,
"autoreg": False,
"descr": "Write-through buffer empty (1) or non-empty (0).",
},
{
Expand All @@ -436,7 +436,7 @@ def _setup_regs(cls):
"rst_val": 0,
"addr": 1,
"log2n_items": 0,
"autologic": False,
"autoreg": False,
"descr": "Write-through buffer full (1) or non-full (0).",
},
{
Expand All @@ -446,7 +446,7 @@ def _setup_regs(cls):
"rst_val": 0,
"addr": 4,
"log2n_items": 0,
"autologic": False,
"autoreg": False,
"descr": "Read and write hit counter.",
},
{
Expand All @@ -456,7 +456,7 @@ def _setup_regs(cls):
"rst_val": 0,
"addr": 8,
"log2n_items": 0,
"autologic": False,
"autoreg": False,
"descr": "Read and write miss counter.",
},
{
Expand All @@ -466,7 +466,7 @@ def _setup_regs(cls):
"rst_val": 0,
"addr": 12,
"log2n_items": 0,
"autologic": False,
"autoreg": False,
"descr": "Read hit counter.",
},
{
Expand All @@ -476,7 +476,7 @@ def _setup_regs(cls):
"rst_val": 0,
"addr": 16,
"log2n_items": 0,
"autologic": False,
"autoreg": False,
"descr": "Read miss counter.",
},
{
Expand All @@ -486,7 +486,7 @@ def _setup_regs(cls):
"rst_val": 0,
"addr": 20,
"log2n_items": 0,
"autologic": False,
"autoreg": False,
"descr": "Write hit counter.",
},
{
Expand All @@ -496,7 +496,7 @@ def _setup_regs(cls):
"rst_val": 0,
"addr": 24,
"log2n_items": 0,
"autologic": False,
"autoreg": False,
"descr": "Write miss counter.",
},
{
Expand All @@ -506,7 +506,7 @@ def _setup_regs(cls):
"rst_val": 0,
"addr": 28,
"log2n_items": 0,
"autologic": False,
"autoreg": False,
"descr": "Reset read/write hit/miss counters by writing any value to this register.",
},
{
Expand All @@ -516,7 +516,7 @@ def _setup_regs(cls):
"rst_val": 0,
"addr": 29,
"log2n_items": 0,
"autologic": False,
"autoreg": False,
"descr": "Invalidate the cache data contents by writing any value to this register.",
},
],
Expand Down