UART

Design Hierarchy

Contents

./docs
  All documents and diagrams;

./src
  All verilog source code;

./tb
  All verilog testbench files;

./log
  All log files generated by testbench;