Skip to content
View LuigiGiuffrida98's full-sized avatar

Highlights

  • Pro

Block or report LuigiGiuffrida98

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. Luigi2898 Luigi2898 Public

  2. cv32e40px cv32e40px Public

    Forked from esl-epfl/cv32e40px

    CV32E40P is an in-order 4-stage RISC-V RV32IMFCXpulp CPU based on RI5CY from PULP-Platform

    SystemVerilog

  3. core-v-xif core-v-xif Public

    Forked from openhwgroup/core-v-xif

    RISC-V eXtension interface that provides a generalized framework suitable to implement custom coprocessors and ISA extensions

    SystemVerilog

  4. llvm-project llvm-project Public

    Forked from llvm/llvm-project

    The LLVM Project is a collection of modular and reusable compiler and toolchain technologies.

  5. x-heep x-heep Public

    Forked from esl-epfl/x-heep

    eXtendable Heterogeneous Energy-Efficient Platform based on RISC-V

    C

  6. len5 len5 Public

    Forked from vlsi-lab/len5

    LEN5 is a coonfigurable, speculative, out-of-order, 64-bit RISC-V microprocessor targetting etherogeneus systems on chip.

    SystemVerilog