Skip to content

Commit

Permalink
conf/evalsoc: Fix wrong riscv,event-to-mhpmcounters mapping
Browse files Browse the repository at this point in the history
Signed-off-by: Huaqi Fang <[email protected]>
  • Loading branch information
fanghuaqi committed Sep 2, 2024
1 parent 0f04712 commit 7d6bffc
Show file tree
Hide file tree
Showing 2 changed files with 4 additions and 2 deletions.
3 changes: 2 additions & 1 deletion conf/evalsoc/nuclei_rv64imac.dts
Original file line number Diff line number Diff line change
Expand Up @@ -174,6 +174,7 @@
pmu {
compatible = "riscv,pmu";
/* https://perf.wiki.kernel.org/index.php/Tutorial#Events */
/* eg. perf stat -B coremark */
/* eg. perf stat -e cycles -e instructions -e cache-misses -e branches -e branch-misses coremark */
/* eg. perf stat -e cycles -e instructions -e L1-icache-load-misses -e L1-dcache-load-misses -e iTLB-load-misses -e dTLB-load-misses coremark */
riscv,event-to-mhpmevent =
Expand All @@ -198,7 +199,7 @@
/* make hpm3-6 counter available for all hardware events */
riscv,event-to-mhpmcounters =
<0x00001 0x00000007 0x00000078>,
<0x10009 0x00010021 0x00000078>;
<0x10001 0x00010022 0x00000078>;
/* Raw event: eg. perf stat -e cycles -e instructions -e r00000190 -e r00000010 coremark */
riscv,raw-event-to-mhpmcounters =
/* instruction commit events - 0x1 Cycle count */
Expand Down
3 changes: 2 additions & 1 deletion conf/evalsoc/nuclei_rv64imafdc.dts
Original file line number Diff line number Diff line change
Expand Up @@ -174,6 +174,7 @@
pmu {
compatible = "riscv,pmu";
/* https://perf.wiki.kernel.org/index.php/Tutorial#Events */
/* eg. perf stat -B coremark */
/* eg. perf stat -e cycles -e instructions -e cache-misses -e branches -e branch-misses coremark */
/* eg. perf stat -e cycles -e instructions -e L1-icache-load-misses -e L1-dcache-load-misses -e iTLB-load-misses -e dTLB-load-misses coremark */
riscv,event-to-mhpmevent =
Expand All @@ -198,7 +199,7 @@
/* make hpm3-6 counter available for all hardware events */
riscv,event-to-mhpmcounters =
<0x00001 0x00000007 0x00000078>,
<0x10009 0x00010021 0x00000078>;
<0x10001 0x00010022 0x00000078>;
/* Raw event: eg. perf stat -e cycles -e instructions -e r00000190 -e r00000010 coremark */
riscv,raw-event-to-mhpmcounters =
/* instruction commit events - 0x1 Cycle count */
Expand Down

0 comments on commit 7d6bffc

Please sign in to comment.