Skip to content

Commit c7580eb

Browse files
noeamiotwhitequark
authored andcommitted
cxxrtl: Prevent wires with input or output ports from being aliased
1 parent 56c8439 commit c7580eb

File tree

1 file changed

+1
-0
lines changed

1 file changed

+1
-0
lines changed

backends/cxxrtl/cxxrtl_backend.cc

+1
Original file line numberDiff line numberDiff line change
@@ -3263,6 +3263,7 @@ struct CxxrtlWorker {
32633263
debug_wire_type = wire_type; // wire is a member
32643264

32653265
if (!debug_alias) continue;
3266+
if (wire->port_input || wire->port_output) continue; // preserve input/output metadata in flags
32663267
const RTLIL::Wire *it = wire;
32673268
while (flow.is_inlinable(it)) {
32683269
log_assert(flow.wire_comb_defs[it].size() == 1);

0 commit comments

Comments
 (0)