Skip to content

Commit

Permalink
rtlil: Add wire deletion test
Browse files Browse the repository at this point in the history
  • Loading branch information
povik committed Jan 22, 2024
1 parent deb69b8 commit fb55e3f
Showing 1 changed file with 8 additions and 0 deletions.
8 changes: 8 additions & 0 deletions tests/various/bug4082.ys
Original file line number Diff line number Diff line change
@@ -0,0 +1,8 @@
read_verilog <<EOF
module top;
wire a;
wire b;
assign a = b;
endmodule
EOF
delete w:a

0 comments on commit fb55e3f

Please sign in to comment.