Using register retiming with yosys #3413
-
Hi, I'm fairly new to yosys but I wanted to synthesis a small verilog design with retiming and I am unsure of how to do so. I saw some documentation using abc with the -dff -D 1 flags but I wasn't sure if this was the correct way to do so. Also, is there anyway to tell what performance gains I would get from register retiming? |
Beta Was this translation helpful? Give feedback.
Replies: 4 comments 5 replies
-
Are you synthesising for ASIC or FPGA? |
Beta Was this translation helpful? Give feedback.
-
@chidori430 @Ravenslofty pleasure to chat with u.im very new to this yosys.. |
Beta Was this translation helpful? Give feedback.
-
@Vinayakamk please stop spamming unrelated issues/questions/PRs. We have seen your question. |
Beta Was this translation helpful? Give feedback.
-
You could have kindly answered my question...
I asked sincerely that I'm new to it.and I have tried too..I got it ,but
not sure about the answer.
…On Sat, 1 Jul 2023, 12:20 am N. Engelhardt, ***@***.***> wrote:
@Vinayakamk <https://github.com/Vinayakamk> please stop spamming
unrelated issues/questions/PRs. We have seen your question.
—
Reply to this email directly, view it on GitHub
<#3413 (comment)>,
or unsubscribe
<https://github.com/notifications/unsubscribe-auth/BAVOMD2MMYJISOQ4G3JI5RDXN4NWTANCNFSM53TFCELQ>
.
You are receiving this because you were mentioned.Message ID:
***@***.***>
|
Beta Was this translation helpful? Give feedback.
Are you synthesising for ASIC or FPGA?
abc -dff -D 1
won't retime for FPGA.