Popular repositories Loading

1. synlig synlig Public

   Forked from chipsalliance/synlig

   SystemVerilog support for Yosys

   Verilog 1 1

2. vtr-verilog-to-routing vtr-verilog-to-routing Public

   Forked from verilog-to-routing/vtr-verilog-to-routing

   Verilog to Routing -- Open Source CAD Flow for FPGA Research

   C++

3. OpenFPGA OpenFPGA Public

   Forked from lnis-uofu/OpenFPGA

   An Open-source FPGA IP Generator

   Verilog

4. OpenSTA OpenSTA Public

   Forked from Silimate/OpenSTA

   OpenSTA Silimate fork

   C++

5. yosys yosys Public

   Forked from Silimate/yosys

   Yosys Open SYnthesis Suite

   C++

6. silisizer silisizer Public

   Forked from Silimate/silisizer

   Operator resize

   C++