Add ddr4 block

Signed-off-by: Víctor Mayoral Vilches <[email protected]>
alexforencich · Apr 2, 2023 · a7adb75 · a7adb75
1 parent ada377c
commit a7adb75
Show file tree

Hide file tree

Showing 2 changed files with 22 additions and 1 deletion.
diff --git a/example/KR260/fpga_10g/fpga/Makefile b/example/KR260/fpga_10g/fpga/Makefile
@@ -57,7 +57,8 @@ XDC_FILES += lib/eth/lib/axis/syn/vivado/sync_reset.tcl
 
 # IP
 IP_TCL_FILES += ip/eth_xcvr_gt.tcl
-# IP_TCL_FILES += ip/zynq_ps.tcl
+IP_TCL_FILES += ip/zynq_ps.tcl
+IP_TCL_FILES += ip/ddr4_0.tcl
 
 include ../common/vivado.mk
 

diff --git a/example/KR260/fpga_10g/ip/ddr4_0.tcl b/example/KR260/fpga_10g/ip/ddr4_0.tcl
@@ -0,0 +1,20 @@
+
+create_ip -name ddr4 -vendor xilinx.com -library ip -module_name ddr4_0
+
+set_property -dict [list \
+    CONFIG.C0.DDR4_AxiSelection {true} \
+    CONFIG.C0.DDR4_AxiDataWidth {128} \
+    CONFIG.C0.DDR4_AxiIDWidth {8} \
+    CONFIG.C0.DDR4_AxiArbitrationScheme {RD_PRI_REG} \
+    CONFIG.C0.DDR4_TimePeriod {833} \
+    CONFIG.C0.DDR4_InputClockPeriod {3332} \
+    CONFIG.C0.DDR4_MemoryType {Components} \
+    CONFIG.C0.DDR4_MemoryPart {MT40A256M16GE-075E} \
+    CONFIG.C0.DDR4_MemoryPart {MT40A512M16LY-062E} \    
+    CONFIG.C0.DDR4_DataWidth {16} \
+    CONFIG.C0.DDR4_DataMask {DM_NO_DBI} \
+    CONFIG.C0.DDR4_AUTO_AP_COL_A3 {true} \
+    CONFIG.C0.DDR4_CasLatency {17} \
+    CONFIG.C0.DDR4_CasWriteLatency {12} \
+    CONFIG.C0.DDR4_Mem_Add_Map {ROW_COLUMN_BANK_INTLV}
+] [get_ips ddr4_0]