fix(CMSIS): Match clock/trim settings in SYS registers to latest changes for MAX32657 #321
example_tester.yml
on: pull_request
Example_Tests_MAX32690
4m 12s
Example_Tests_MAX78002
2m 47s