Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

fix(BLE): Re-implement UART with DMA on MAX32690 #1280

Merged
merged 16 commits into from
Dec 9, 2024
Merged
Show file tree
Hide file tree
Changes from all commits
Commits
File filter

Filter by extension

Filter by extension

Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
2 changes: 1 addition & 1 deletion Libraries/CMSIS/Device/Maxim/GCC/mxc_version.mk
Original file line number Diff line number Diff line change
Expand Up @@ -16,7 +16,7 @@
#
##############################################################################
# Autogenerated version info for build system.
MSDK_VERSION_STRING := v2023_10-307-gf557dbf1716
MSDK_VERSION_STRING := v2023_10-333-ga03f3f8b2f8
MSDK_VERSION_YEAR := 2023
MSDK_VERSION_MONTH := 10

Expand Down
71 changes: 71 additions & 0 deletions Libraries/Cordio/platform/targets/maxim/max32690/sources/pal_sys.c
Original file line number Diff line number Diff line change
Expand Up @@ -52,6 +52,7 @@
#include "wut.h"
#include "uart.h"
#include "sema.h"
#include "dma.h"

/**************************************************************************************************
Macros
Expand Down Expand Up @@ -102,6 +103,76 @@ void PalExitCs(void)
__enable_irq();
}

/*************************************************************************************************/
/*!
* \brief DMA interrupt handlers.
*/
/*************************************************************************************************/
void DMA0_IRQHandler(void)
{
MXC_DMA_Handler(); /* DMA channel 0 is associated with DMA instance 0 */
}
void DMA1_IRQHandler(void)
{
MXC_DMA_Handler(); /* DMA channel 1 is associated with DMA instance 0 */
}
void DMA2_IRQHandler(void)
{
MXC_DMA_Handler(); /* DMA channel 2 is associated with DMA instance 0 */
}
void DMA3_IRQHandler(void)
{
MXC_DMA_Handler(); /* DMA channel 3 is associated with DMA instance 0 */
}
void DMA4_IRQHandler(void)
{
MXC_DMA_Handler(); /* DMA channel 4 is associated with DMA instance 0 */
}
void DMA5_IRQHandler(void)
{
MXC_DMA_Handler(); /* DMA channel 5 is associated with DMA instance 0 */
}
void DMA6_IRQHandler(void)
{
MXC_DMA_Handler(); /* DMA channel 6 is associated with DMA instance 0 */
}
void DMA7_IRQHandler(void)
{
MXC_DMA_Handler(); /* DMA channel 7 is associated with DMA instance 0 */
}
void DMA8_IRQHandler(void)
{
MXC_DMA_Handler(); /* DMA channel 8 is associated with DMA instance 0 */
}
void DMA9_IRQHandler(void)
{
MXC_DMA_Handler(); /* DMA channel 9 is associated with DMA instance 0 */
}
void DMA10_IRQHandler(void)
{
MXC_DMA_Handler(); /* DMA channel 10 is associated with DMA instance 0 */
}
void DMA11_IRQHandler(void)
{
MXC_DMA_Handler(); /* DMA channel 11 is associated with DMA instance 0 */
}
void DMA12_IRQHandler(void)
{
MXC_DMA_Handler(); /* DMA channel 12 is associated with DMA instance 0 */
}
void DMA13_IRQHandler(void)
{
MXC_DMA_Handler(); /* DMA channel 13 is associated with DMA instance 0 */
}
void DMA14_IRQHandler(void)
{
MXC_DMA_Handler(); /* DMA channel 14 is associated with DMA instance 0 */
}
void DMA15_IRQHandler(void)
{
MXC_DMA_Handler(); /* DMA channel 15 is associated with DMA instance 0 */
}

/*************************************************************************************************/
/*!
* \brief Common platform initialization.
Expand Down
Loading
Loading