Skip to content

Commit

Permalink
Update ad4080 class attributes and example to match latest firmware
Browse files Browse the repository at this point in the history
Add example that uses the m2k to trace out filter responses
  • Loading branch information
thorenscientific committed Jul 28, 2024
1 parent 2f93af6 commit 4f30923
Show file tree
Hide file tree
Showing 3 changed files with 208 additions and 16 deletions.
72 changes: 57 additions & 15 deletions adi/ad4080.py
Original file line number Diff line number Diff line change
Expand Up @@ -33,21 +33,7 @@ def __init__(self, uri="", device_name="ad4080"):

rx.__init__(self)

@property
def test_mode(self):
"""test_mode: Select Test Mode. Options are:
off midscale_short pos_fullscale neg_fullscale checkerboard pn_long pn_short one_zero_toggle user ramp"""
return self._get_iio_attr_str("voltage0", "test_mode", False)

@test_mode.setter
def test_mode(self, value):
self._set_iio_attr_str("voltage0", "test_mode", False, value, self._rxadc)

@property
def test_mode_available(self):
"""test_mode_available: Options are:
off midscale_short pos_fullscale neg_fullscale checkerboard pn_long pn_short one_zero_toggle user ramp"""
return self._get_iio_attr_str("voltage0", "test_mode_available", False)

@property
def scale(self):
Expand All @@ -62,4 +48,60 @@ def scale_available(self):
@property
def sampling_frequency(self):
"""sampling_frequency: Sampling frequency value"""
return self._get_iio_attr("voltage0", "sampling_frequency", False)
return self._get_iio_dev_attr("sampling_frequency")


@property
def sinc_dec_rate_available(self):
""""""
return self._get_iio_dev_attr("sinc_dec_rate_available", False)

@property
def sinc_dec_rate(self):
""""""
return self._get_iio_dev_attr("sinc_dec_rate", False)

@sinc_dec_rate.setter
def sinc_dec_rate(self, value):
self._set_iio_dev_attr("sinc_dec_rate", value)

@property
def filter_sel_available(self):
""""""
return self._get_iio_dev_attr_str("filter_sel_available", False)

@property
def filter_sel(self):
""""""
return self._get_iio_dev_attr_str("filter_sel", False)

@filter_sel.setter
def filter_sel(self, value):
self._set_iio_dev_attr_str("filter_sel", value)


# @property
# def (self):
# """"""
# return self._get_iio_dev_attr("", False)

# @.setter
# def (self, value):
# self._set_iio_dev_attr("", value)


# @property
# def test_mode(self):
# """test_mode: Select Test Mode. Options are:
# off midscale_short pos_fullscale neg_fullscale checkerboard pn_long pn_short one_zero_toggle user ramp"""
# return self._get_iio_dev_attr("test_mode", False)

# @test_mode.setter
# def test_mode(self, value):
# self._set_iio_attr_str("test_mode", False, value, self._rxadc)

# @property
# def test_mode_available(self):
# """test_mode_available: Options are:
# off midscale_short pos_fullscale neg_fullscale checkerboard pn_long pn_short one_zero_toggle user ramp"""
# return self._get_iio_dev_attr("test_mode_available")
3 changes: 2 additions & 1 deletion examples/ad4080_example.py
Original file line number Diff line number Diff line change
Expand Up @@ -45,7 +45,7 @@
my_adc = ad4080(uri=my_uri, device_name="ad4080")

print("Sampling frequency: ", my_adc.sampling_frequency)
print("Test mode: ", my_adc.test_mode)
# print("Test mode: ", my_adc.test_mode)
print("Scale: ", my_adc.scale)

plt.clf()
Expand All @@ -64,3 +64,4 @@
)

plt.show()
del my_adc
149 changes: 149 additions & 0 deletions examples/ad4080_examples/ad4080_m2k_filter_sweep.py
Original file line number Diff line number Diff line change
@@ -0,0 +1,149 @@
# Copyright (C) 2022-2024 Analog Devices, Inc.
#
# SPDX short identifier: ADIBSD

import sys
import libm2k
from sine_gen import *
from time import sleep

from scipy import signal

import matplotlib.pyplot as plt
import numpy as np
from adi import ad4080

# Optionally pass URI as command line argument,
# else use default ip:analog.local
my_uri = sys.argv[1] if len(sys.argv) >= 2 else "ip:analog.local"

my_uri = "serial:COM5,230400,8n1n"

print("uri: " + str(my_uri))

my_adc = ad4080(uri=my_uri, device_name="ad4080")

# print("Sampling frequency: ", my_adc.sampling_frequency)



print("sinc_dec_rate_available: ", my_adc.sinc_dec_rate_available)
print("filter_sel_available: ", my_adc.filter_sel_available)

print("Setting filter to SINC5, decimation 128")
my_adc.sinc_dec_rate = 128
# my_adc.filter_sel = "sinc5_plus_compensation"
my_adc.filter_sel = "sinc5"
print("Verifying...")
print("sinc_dec_rate: ", my_adc.sinc_dec_rate)
print("filter_sel: ", my_adc.filter_sel)



print("Scale: ", my_adc.scale)

print(dir(my_adc))

plt.figure(1)
plt.clf()
# Collect data
data = my_adc.rx()



plt.plot(range(0, len(data)), data, label="channel0")
plt.xlabel("Data Point")
plt.ylabel("ADC counts")
plt.legend(
bbox_to_anchor=(0.0, 1.02, 1.0, 0.102),
loc="lower left",
ncol=4,
mode="expand",
borderaxespad=0.0,
)

plt.show()


# Set up m2k

ctx=libm2k.m2kOpen()
ctx.calibrateADC()
ctx.calibrateDAC()

siggen=ctx.getAnalogOut()


fs = []
amps = []
vref = 5.0

for f in range(10000, 1000000, 10000): # Sweep 3kHz to 300kHz in 1kHz steps

#call buffer generator, returns sample rate and buffer
samp0,buffer0 = sine_buffer_generator(0,f,0.5,1.5,180)
samp1,buffer1 = sine_buffer_generator(1,f,0.5,1.5,0)

siggen.enableChannel(0, True)
siggen.enableChannel(1, True)

siggen.setSampleRate(0, samp0)
siggen.setSampleRate(1, samp1)

siggen.push([buffer0,buffer1])

sleep(0.25)

#print("Sample Rate: ", my_adc.sampling_frequency)
print("Frequency: ", f)

data = my_adc.rx()
data = my_adc.rx()

x = np.arange(0, len(data))
voltage = data * 2.0 * vref / (2 ** 20)
dc = np.average(voltage) # Extract DC component
ac = voltage - dc # Extract AC component
rms = np.std(ac)

fs.append(f)
amps.append(rms)



amps_db = 20*np.log10(amps/np.sqrt(4.0)) # 4V is p-p amplitude

plt.figure(2)
plt.clf()
plt.title("AD4020 Time Domain Data")
plt.plot(x, voltage)
plt.xlabel("Data Point")
plt.ylabel("Voltage (V)")
plt.show()

f, Pxx_spec = signal.periodogram(
ac, my_adc.sampling_frequency, window="flattop", scaling="spectrum"
)
Pxx_abs = np.sqrt(Pxx_spec)

plt.figure(3)
plt.clf()
plt.title("AD4020 Spectrum (Volts absolute)")
plt.semilogy(f, Pxx_abs)
plt.ylim([1e-6, 4])
plt.xlabel("frequency [Hz]")
plt.ylabel("Voltage (V)")
plt.draw()
plt.pause(0.05)

plt.figure(4)
plt.title("input filter freq. response")
plt.semilogx(fs, amps_db, linestyle="dashed", marker="o", ms=2)
#plt.ylim([1e-6, 4])
plt.xlabel("frequency [Hz]")
plt.ylabel("response (dB)")
plt.draw()

siggen.stop()
libm2k.contextClose(ctx)
del my_adc

0 comments on commit 4f30923

Please sign in to comment.