Skip to content

Commit

Permalink
Reformatted dbReadVerilog.cc for new debug prints on multiple lines..…
Browse files Browse the repository at this point in the history
… Signed-off-by: Andy Fox <[email protected]>

Signed-off-by: andyfox-rushc <[email protected]>
  • Loading branch information
andyfox-rushc committed Apr 25, 2024
1 parent 8f81157 commit c3db23a
Showing 1 changed file with 6 additions and 6 deletions.
12 changes: 6 additions & 6 deletions src/dbSta/src/dbReadVerilog.cc
Original file line number Diff line number Diff line change
Expand Up @@ -378,11 +378,11 @@ void Verilog2db::makeDbModule(
dbIoType io_type = staToDb(network_->direction(port));
bmodterm->setIoType(io_type);
debugPrint(logger_,
utl::ODB,
"dbReadVerilog",
1,
"Created module bterm {} ",
bmodterm -> getName());
utl::ODB,
"dbReadVerilog",
1,
"Created module bterm {} ",
bmodterm->getName());
}
}
// make the instance iterms
Expand All @@ -399,7 +399,7 @@ void Verilog2db::makeDbModule(
"dbReadVerilog",
1,
"Created module iterm {} ",
moditerm -> getName());
moditerm->getName());
}
}
}
Expand Down

0 comments on commit c3db23a

Please sign in to comment.