update 69e0312

antmicro · Sep 30, 2024 · c212071 · c212071
commit c212071
Show file tree

Hide file tree

Showing 2,098 changed files with 217,985 additions and 0 deletions.
diff --git a/.buildinfo b/.buildinfo
@@ -0,0 +1,4 @@
+# Sphinx build info version 1
+# This file hashes the configuration used when building these files. When it is not found, a full rebuild will be done.
+config: ecb98a37bc6552e703dcfa312d58f54c
+tags: 645f666f9bcd5a90fca523b33c5a78b7
diff --git a/.nojekyll b/.nojekyll
diff --git a/_images/D1.png b/_images/D1.png
diff --git a/_images/D10.png b/_images/D10.png
diff --git a/_images/D101.png b/_images/D101.png
diff --git a/_images/D11.png b/_images/D11.png
diff --git a/_images/D111.png b/_images/D111.png
diff --git a/_images/D12.png b/_images/D12.png
diff --git a/_images/D13.png b/_images/D13.png
diff --git a/_images/D14.png b/_images/D14.png
diff --git a/_images/D15.png b/_images/D15.png
diff --git a/_images/D17.png b/_images/D17.png
diff --git a/_images/D2.png b/_images/D2.png
diff --git a/_images/D21.png b/_images/D21.png
diff --git a/_images/D3.png b/_images/D3.png
diff --git a/_images/D31.png b/_images/D31.png
diff --git a/_images/D4.png b/_images/D4.png
diff --git a/_images/D5.png b/_images/D5.png
diff --git a/_images/D51.png b/_images/D51.png
diff --git a/_images/D52.png b/_images/D52.png
diff --git a/_images/D53.png b/_images/D53.png
diff --git a/_images/D6.png b/_images/D6.png
diff --git a/_images/D61.png b/_images/D61.png
diff --git a/_images/D62.png b/_images/D62.png
diff --git a/_images/D63.png b/_images/D63.png
diff --git a/_images/D7.png b/_images/D7.png
diff --git a/_images/D71.png b/_images/D71.png
diff --git a/_images/D72.png b/_images/D72.png
diff --git a/_images/D8.png b/_images/D8.png
diff --git a/_images/D81.png b/_images/D81.png
diff --git a/_images/D82.png b/_images/D82.png
diff --git a/_images/D83.png b/_images/D83.png
diff --git a/_images/D9.png b/_images/D9.png
diff --git a/_images/D91.png b/_images/D91.png
diff --git a/_images/D92.png b/_images/D92.png
diff --git a/_images/D93.png b/_images/D93.png
diff --git a/_images/H2.png b/_images/H2.png
diff --git a/_images/J1.png b/_images/J1.png
diff --git a/_images/J11.png b/_images/J11.png
diff --git a/_images/J2.png b/_images/J2.png
diff --git a/_images/J21.png b/_images/J21.png
diff --git a/_images/J22.png b/_images/J22.png
diff --git a/_images/J23.png b/_images/J23.png
diff --git a/_images/J3.png b/_images/J3.png
diff --git a/_images/J31.png b/_images/J31.png
diff --git a/_images/J32.png b/_images/J32.png
diff --git a/_images/J33.png b/_images/J33.png
diff --git a/_images/J4.png b/_images/J4.png
diff --git a/_images/J41.png b/_images/J41.png
diff --git a/_images/J42.png b/_images/J42.png
diff --git a/_images/J5.png b/_images/J5.png
diff --git a/_images/J51.png b/_images/J51.png
diff --git a/_images/J52.png b/_images/J52.png
diff --git a/_images/J53.png b/_images/J53.png
diff --git a/_images/J6.png b/_images/J6.png
diff --git a/_images/J61.png b/_images/J61.png
diff --git a/_images/J62.png b/_images/J62.png
diff --git a/_images/J63.png b/_images/J63.png
diff --git a/_images/J7.png b/_images/J7.png
diff --git a/_images/J71.png b/_images/J71.png
diff --git a/_images/J72.png b/_images/J72.png
diff --git a/_images/J73.png b/_images/J73.png
diff --git a/_images/J8.png b/_images/J8.png
diff --git a/_images/J81.png b/_images/J81.png
diff --git a/_images/J82.png b/_images/J82.png
diff --git a/_images/J9.png b/_images/J9.png
diff --git a/_images/J91.png b/_images/J91.png
diff --git a/_images/M1.png b/_images/M1.png
diff --git a/_images/MODE1.png b/_images/MODE1.png
diff --git a/_images/MODE11.png b/_images/MODE11.png
diff --git a/_images/POT1.png b/_images/POT1.png
diff --git a/_images/PROG_B1.png b/_images/PROG_B1.png
diff --git a/_images/PROG_B11.png b/_images/PROG_B11.png
diff --git a/_images/PROG_B12.png b/_images/PROG_B12.png
diff --git a/_images/PROG_B2.png b/_images/PROG_B2.png
diff --git a/_images/PROG_B3.png b/_images/PROG_B3.png
diff --git a/_images/PROG_B4.png b/_images/PROG_B4.png
diff --git a/_images/PROG_B5.png b/_images/PROG_B5.png
diff --git a/_images/PWR1.png b/_images/PWR1.png
diff --git a/_images/PWR11.png b/_images/PWR11.png
diff --git a/_images/PWR2.png b/_images/PWR2.png
diff --git a/_images/PWR3.png b/_images/PWR3.png
diff --git a/_images/PWR4.png b/_images/PWR4.png
diff --git a/_images/PWR5.png b/_images/PWR5.png
diff --git a/_images/PWR6.png b/_images/PWR6.png
diff --git a/_images/S1.png b/_images/S1.png
diff --git a/_images/S11.png b/_images/S11.png
diff --git a/_images/S12.png b/_images/S12.png
diff --git a/_images/S3.png b/_images/S3.png
diff --git a/_images/SW1.png b/_images/SW1.png
diff --git a/_images/SW2.png b/_images/SW2.png
diff --git a/_images/SW3.png b/_images/SW3.png
diff --git a/_images/SW4.png b/_images/SW4.png
diff --git a/_images/SW5.png b/_images/SW5.png
diff --git a/_images/SW6.png b/_images/SW6.png
diff --git a/_images/U12.png b/_images/U12.png
diff --git a/_images/U14.png b/_images/U14.png
diff --git a/_images/U15.png b/_images/U15.png
diff --git a/_images/U3.png b/_images/U3.png
diff --git a/_images/U4.png b/_images/U4.png
diff --git a/_images/U8.png b/_images/U8.png
diff --git a/_images/USR_BTN1.png b/_images/USR_BTN1.png
diff --git a/_images/USR_BTN2.png b/_images/USR_BTN2.png
diff --git a/_images/USR_BTN3.png b/_images/USR_BTN3.png
diff --git a/_images/USR_BTN4.png b/_images/USR_BTN4.png
diff --git a/_images/annotation.png b/_images/annotation.png
diff --git a/_images/annotation_zoom.png b/_images/annotation_zoom.png
diff --git a/_images/architecture.png b/_images/architecture.png
diff --git a/_images/arty-a7.jpg b/_images/arty-a7.jpg
diff --git a/_images/data-center-rdimm-ddr4-tester-1.2.0.png b/_images/data-center-rdimm-ddr4-tester-1.2.0.png
diff --git a/_images/datacenter-rdimm-ddr5-tester.png b/_images/datacenter-rdimm-ddr5-tester.png
diff --git a/_images/ddr5_tester_CRG.png b/_images/ddr5_tester_CRG.png
diff --git a/_images/dqs_vict_vs_aggr.png b/_images/dqs_vict_vs_aggr.png
diff --git a/_images/f4pga_visualizer_aggr_vs_vict.png b/_images/f4pga_visualizer_aggr_vs_vict.png
diff --git a/_images/lpddr4-test-board.jpg b/_images/lpddr4-test-board.jpg
diff --git a/_images/sodimm-ddr5-tester.png b/_images/sodimm-ddr5-tester.png
diff --git a/_images/zcu104_loaded.jpg b/_images/zcu104_loaded.jpg
diff --git a/_images/zcu104_loading.jpg b/_images/zcu104_loading.jpg
diff --git a/_sources/arty.md.txt b/_sources/arty.md.txt
@@ -0,0 +1,44 @@
+# Arty-A7 board
+
+The [Arty-A7 board](https://reference.digilentinc.com/reference/programmable-logic/arty-a7/start) allows testing its on-board DDR3 module.
+The board is designed around the Artix-7™ Field Programmable Gate Array (FPGA) from Xilinx.
+
+```{image} images/arty-a7.jpg
+```
+
+The following instructions explain how to set up the board.
+
+## Board configuration
+
+Connect the board USB and Ethernet cables to your computer and configure the network. The board's IP address will be `192.168.100.50` (so you could e.g. use `192.168.100.2/24`). The `IP_ADDRESS` environment variable can be used to modify the board's address.
+Next, generate the FPGA bitstream:
+
+```sh
+export TARGET=arty
+make build
+```
+
+```{note}
+This will by default target Arty A7 with the XC7A35TICSG324-1L FPGA. To build for XC7A100TCSG324-1,
+use `make build TARGET_ARGS="--variant a7-100"`
+```
+
+The results will be located in: `build/arty/gateware/digilent_arty.bit`. To upload it, use:
+
+```sh
+export TARGET=arty
+make upload
+```
+
+```{note}
+By typing `make` (without `build`) LiteX will generate build files without invoking Vivado.
+```
+
+To save bitstream in flash memory, use:
+
+```sh
+export TARGET=arty
+make flash
+```
+
+Bitstream will be loaded from flash memory upon device power-on or after a PROG button press.
diff --git a/_sources/build/arty/documentation/controller_settings.rst.txt b/_sources/build/arty/documentation/controller_settings.rst.txt
@@ -0,0 +1,34 @@
+CONTROLLER_SETTINGS
+===================
+
+Allows to change LiteDRAMController behaviour at runtime
+--------------------------------------------------------
+
+
+Register Listing for CONTROLLER_SETTINGS
+----------------------------------------
+
++------------------------------------------------------------------+-------------------------------------------------+
+| Register                                                         | Address                                         |
++==================================================================+=================================================+
+| :ref:`CONTROLLER_SETTINGS_REFRESH <CONTROLLER_SETTINGS_REFRESH>` | :ref:`0xf0001000 <CONTROLLER_SETTINGS_REFRESH>` |
++------------------------------------------------------------------+-------------------------------------------------+
+
+CONTROLLER_SETTINGS_REFRESH
+^^^^^^^^^^^^^^^^^^^^^^^^^^^
+
+`Address: 0xf0001000 + 0x0 = 0xf0001000`
+
+    Enable/disable Refresh commands sending
+
+    .. wavedrom::
+        :caption: CONTROLLER_SETTINGS_REFRESH
+
+        {
+            "reg": [
+                {"name": "refresh", "attr": 'reset: 1', "bits": 1},
+                {"bits": 31},
+            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
+        }
+
+
diff --git a/_sources/build/arty/documentation/ctrl.rst.txt b/_sources/build/arty/documentation/ctrl.rst.txt
@@ -0,0 +1,78 @@
+CTRL
+====
+
+Register Listing for CTRL
+-------------------------
+
++------------------------------------------+-------------------------------------+
+| Register                                 | Address                             |
++==========================================+=====================================+
+| :ref:`CTRL__RESET <CTRL__RESET>`         | :ref:`0xf0005000 <CTRL__RESET>`     |
++------------------------------------------+-------------------------------------+
+| :ref:`CTRL_SCRATCH <CTRL_SCRATCH>`       | :ref:`0xf0005004 <CTRL_SCRATCH>`    |
++------------------------------------------+-------------------------------------+
+| :ref:`CTRL_BUS_ERRORS <CTRL_BUS_ERRORS>` | :ref:`0xf0005008 <CTRL_BUS_ERRORS>` |
++------------------------------------------+-------------------------------------+
+
+CTRL__RESET
+^^^^^^^^^^^
+
+`Address: 0xf0005000 + 0x0 = 0xf0005000`
+
+
+    .. wavedrom::
+        :caption: CTRL__RESET
+
+        {
+            "reg": [
+                {"name": "soc_rst",  "type": 4, "bits": 1},
+                {"name": "cpu_rst",  "bits": 1},
+                {"bits": 30}
+            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
+        }
+
+
++-------+---------+------------------------------------------------------------------------+
+| Field | Name    | Description                                                            |
++=======+=========+========================================================================+
+| [0]   | SOC_RST | Write `1` to this register to reset the full SoC (Pulse Reset)         |
++-------+---------+------------------------------------------------------------------------+
+| [1]   | CPU_RST | Write `1` to this register to reset the CPU(s) of the SoC (Hold Reset) |
++-------+---------+------------------------------------------------------------------------+
+
+CTRL_SCRATCH
+^^^^^^^^^^^^
+
+`Address: 0xf0005000 + 0x4 = 0xf0005004`
+
+    Use this register as a scratch space to verify that software read/write accesses
+    to the Wishbone/CSR bus are working correctly. The initial reset value of
+    0x1234578 can be used to verify endianness.
+
+    .. wavedrom::
+        :caption: CTRL_SCRATCH
+
+        {
+            "reg": [
+                {"name": "scratch[31:0]", "attr": 'reset: 305419896', "bits": 32}
+            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
+        }
+
+
+CTRL_BUS_ERRORS
+^^^^^^^^^^^^^^^
+
+`Address: 0xf0005000 + 0x8 = 0xf0005008`
+
+    Total number of Wishbone bus errors (timeouts) since start.
+
+    .. wavedrom::
+        :caption: CTRL_BUS_ERRORS
+
+        {
+            "reg": [
+                {"name": "bus_errors[31:0]", "bits": 32}
+            ], "config": {"hspace": 400, "bits": 32, "lanes": 1 }, "options": {"hspace": 400, "bits": 32, "lanes": 1}
+        }
+
+
diff --git a/_sources/build/arty/documentation/ddrctrl.rst.txt b/_sources/build/arty/documentation/ddrctrl.rst.txt
@@ -0,0 +1,48 @@
+DDRCTRL
+=======
+
+Register Listing for DDRCTRL
+----------------------------
+
++------------------------------------------------+----------------------------------------+
+| Register                                       | Address                                |
++================================================+========================================+
+| :ref:`DDRCTRL_INIT_DONE <DDRCTRL_INIT_DONE>`   | :ref:`0xf0001800 <DDRCTRL_INIT_DONE>`  |
++------------------------------------------------+----------------------------------------+
+| :ref:`DDRCTRL_INIT_ERROR <DDRCTRL_INIT_ERROR>` | :ref:`0xf0001804 <DDRCTRL_INIT_ERROR>` |
++------------------------------------------------+----------------------------------------+
+
+DDRCTRL_INIT_DONE
+^^^^^^^^^^^^^^^^^
+
+`Address: 0xf0001800 + 0x0 = 0xf0001800`
+
+
+    .. wavedrom::
+        :caption: DDRCTRL_INIT_DONE
+
+        {
+            "reg": [
+                {"name": "init_done", "bits": 1},
+                {"bits": 31},
+            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
+        }
+
+
+DDRCTRL_INIT_ERROR
+^^^^^^^^^^^^^^^^^^
+
+`Address: 0xf0001800 + 0x4 = 0xf0001804`
+
+
+    .. wavedrom::
+        :caption: DDRCTRL_INIT_ERROR
+
+        {
+            "reg": [
+                {"name": "init_error", "bits": 1},
+                {"bits": 31},
+            ], "config": {"hspace": 400, "bits": 32, "lanes": 4 }, "options": {"hspace": 400, "bits": 32, "lanes": 4}
+        }
+
+