Skip to content

Issues: aws/aws-fpga

New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

31 Open 155 Closed
31 Open 155 Closed
Author
Filter by author
Loading
Label
Filter by label
Loading
Use alt + click/return to exclude labels
or ⇧ + click/return for logical OR
Projects
Filter by project
Loading
Milestones
Filter by milestone
Loading
Assignee
Filter by who’s assigned
Sort
Sort by
Newest Oldest Most commented Least commented Recently updated Least recently updated Best match
Most reactions
👍 👎 😄 🎉 😕 ❤️ 🚀 👀

Issues list

Unable to setup a custom CL on F2 instance FPGA and run it through my host script
#685 opened Feb 19, 2025 by PratMaha
14
ddr_core.xci is no longer supported by 2020.2
#682 opened Feb 11, 2025 by dbwood298
6
Unable to access the instance from India
#679 opened Jan 17, 2025 by npurusho
1
Could NOT find Vitis (missing: Vitis_AIE_INCLUDE_DIR)
#677 opened Jan 16, 2025 by coExpo
3
F2 XDMA shell availability
#671 opened Jan 6, 2025 by itaibak
3
Inquiry About FPGA Developer AMI Support and Future Updates
#658 opened Dec 6, 2024 by JinB1
15
Compatibility of U200-Designed xclbin / create_vitis_afi.sh with AWS F1 Instance and XRT API Usage
#657 opened Dec 5, 2024 by JinB1
2
When running with F1.16xlarge on all FPGAs, PCIE access to one of them is stuck
#656 opened Nov 26, 2024 by NoamDualBird
14
Support for newer version of Vivado...
#653 opened Sep 24, 2024 by wpiman
2
How to issue a PCIe FLR to CL
#652 opened Sep 23, 2024 by ns-intusurg
11
Loading of simulation waveform in Vivado is too slow
#650 opened Aug 14, 2024 by Gogul-N
2
fail in get_f1_ami_id()
#647 opened Aug 5, 2024 by huchensong
3
Does AWS F1 support Vitis AI 2.5?
#646 opened Jul 25, 2024 by zain2323
Connect MicroBlaze Debug Module (MDM) to Virtual JTAG in Vivado IP Integrator
#644 opened Jun 12, 2024 by s03311251
4
FPGA cloud-based
#643 opened May 18, 2024 by raghady2001
1
Instance status checks failures
#642 opened May 7, 2024 by ljp0101
14
Debug embedded microblaze using XVC JTAG in AWS FPGA shell
#641 opened Apr 30, 2024 by augierg
12
Accessing the AXI-Lite via the fpga_pci_attach call...
#640 opened Apr 26, 2024 by wpiman
2
DRAM page mode
#638 opened Mar 13, 2024 by ehudeliaz
1
Files missing from AMI
#637 opened Mar 12, 2024 by jerhill
2
peer xclbin download err: -11
#633 opened Jan 5, 2024 by ioeddk
2
PCIM ARID all bits can be used?
#632 opened Jan 1, 2024 by tewujianke
1
Update
#630 opened Nov 18, 2023 by Hotwright
13
vitis_setup.sh with non-root permissions
#618 opened Jun 28, 2023 by linux-guy-217
5
Partial configuration error on SH_DEBUG_BRIDGE
#616 opened Jun 27, 2023 by ehudeliaz
14
ProTip! Find all open issues with in progress development work with linked:pr.