Skip to content
This repository has been archived by the owner on Aug 22, 2019. It is now read-only.

Commit

Permalink
Add link to verilog-dot project.
Browse files Browse the repository at this point in the history
 On branch master
 Your branch is up-to-date with 'origin/master'.

 Changes to be committed:
	modified:   README.md
  • Loading branch information
ben-marshall committed Jul 13, 2016
1 parent 8204fb7 commit 3fe3bd0
Showing 1 changed file with 4 additions and 0 deletions.
4 changes: 4 additions & 0 deletions README.md
Original file line number Diff line number Diff line change
Expand Up @@ -57,6 +57,10 @@ You can keep calling `verilog_parse_file(fh)` on as many different file
handles as you like to build up a multi-file project AST representation.
The parser will automatically follow any `include` directives it finds.
For an example of using the library in a real*ish* situation, the
[verilog-dot](https://github.com/ben-marshall/verilog-dot) project shows how
the library can be integrated into an existing project and used.
## Testing
The test suite is comprised of example code taken from
Expand Down

0 comments on commit 3fe3bd0

Please sign in to comment.