-
Notifications
You must be signed in to change notification settings - Fork 75
New issue
Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.
By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.
Already on GitHub? Sign in to your account
Microarchitectural tests for PIC #116
Conversation
Signed-off-by: Maciej Kurc <[email protected]>
Signed-off-by: Maciej Kurc <[email protected]>
Signed-off-by: Maciej Kurc <[email protected]>
a8164b3
to
1d1e6b6
Compare
Signed-off-by: Maciej Kurc <[email protected]>
f55b035
to
37ccf73
Compare
Links to coverage and verification reports for this PR (#116) are available at https://chipsalliance.github.io/Cores-VeeR-EL2/ |
37ccf73
to
ae9fa9d
Compare
Links to coverage and verification reports for this PR (#116) are available at https://chipsalliance.github.io/Cores-VeeR-EL2/ |
d515cb8
to
ca1b9f6
Compare
Links to coverage and verification reports for this PR (#116) are available at https://chipsalliance.github.io/Cores-VeeR-EL2/ |
ca1b9f6
to
d78233a
Compare
Signed-off-by: Maciej Kurc <[email protected]>
d78233a
to
de87df8
Compare
Links to coverage and verification reports for this PR (#116) are available at https://chipsalliance.github.io/Cores-VeeR-EL2/ |
LGTM |
This PR adds microarchitectural tests for the PIC. The tests are written in Python using the
pyvum
framework. This makes them architecturally compatible with UVM.The tests are run in the CI by the added
test-uarch.yml
workflow. Coverage data is collected and aggregated with data obtained from existing tests.