Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Bump Verilator for UVM tests #167

Merged
merged 1 commit into from
Apr 9, 2024

Conversation

kbieganski
Copy link
Collaborator

After verilator/verilator#5038, Verilator master no longer hangs on UVM testbenches. This PR changes the Verilator version to mainline (but pinned to a specific commit to prevent regressions breaking CI).

Signed-off-by: Krzysztof Bieganski <[email protected]>
Copy link

github-actions bot commented Apr 8, 2024

Links to coverage and verification reports for this PR (#167) are available at https://chipsalliance.github.io/Cores-VeeR-EL2/

@tgorochowik tgorochowik merged commit d6fe0be into chipsalliance:main Apr 9, 2024
165 checks passed
@tgorochowik tgorochowik deleted the uvm-verilator-bump branch April 9, 2024 09:35
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

2 participants