Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Added reg to out ports to be valid left-hand side of a procedural assignment #233

Merged
merged 1 commit into from
Sep 10, 2024

Conversation

KasiaMH
Copy link
Contributor

@KasiaMH KasiaMH commented Sep 5, 2024

Output ports are nets by default and cannot be valid left-hand side of a procedural assignment. Added reg to ports declaration

Copy link

github-actions bot commented Sep 5, 2024

Links to coverage and verification reports for this PR (#233) are available at https://chipsalliance.github.io/Cores-VeeR-EL2/

Copy link
Collaborator

@kiryk kiryk left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

Looks good to me.

Thank you for your contribution.

@kiryk kiryk merged commit e2f31eb into chipsalliance:main Sep 10, 2024
514 checks passed
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants