Skip to content

FPGA Versal support for 2.0 #928

FPGA Versal support for 2.0

FPGA Versal support for 2.0 #928

Triggered via push February 19, 2025 18:57
Status Failure
Total duration
Artifacts

This workflow graph cannot be shown

A graph will be generated the next time this workflow is run.

Annotations

1 error
Invalid workflow file: .github/workflows/versioned-full-build-test.yml#L1
No steps defined in `steps` and no workflow called in `uses` for the following jobs: build-release, fpga-full-suite-etrng-log, fpga-full-suite-etrng-nolog, fpga-full-suite-itrng-log, fpga-full-suite-itrng-nolog, sw-emulator-full-suite-etrng-log, sw-emulator-full-suite-etrng-nolog, sw-emulator-full-suite-itrng-log, sw-emulator-full-suite-itrng-nolog