Skip to content
Build FPGA SD image

Modify FPGA creation for Versal and for 2.0 #320

Sign in to view logs

Modify FPGA creation for Versal and for 2.0

Modify FPGA creation for Versal and for 2.0 #320

Triggered via pull request February 19, 2025 18:57
@jlmahowa-amdjlmahowa-amd
synchronize #1950
jlmahowa/fpga-2.0-merge
Status Success
Total duration 10m 14s
Artifacts 1

fpga-image.yml

on: pull_request
build_sd_image
9m 57s
build_sd_image
Fit to window
Zoom out
Zoom in

Artifacts

Produced during runtime
Name Size
caliptra-fpga-image
391 MB