Skip to content
Verilator Hardware Model

Modify FPGA creation for Versal and for 2.0 #8742

Sign in to view logs

Modify FPGA creation for Versal and for 2.0

Modify FPGA creation for Versal and for 2.0 #8742

Triggered via pull request February 19, 2025 18:57
@jlmahowa-amdjlmahowa-amd
synchronize #1950
jlmahowa/fpga-2.0-merge
Status Success
Total duration 19s
Artifacts –

build-test-verilator.yml

on: pull_request
Verilator Build and Test
8s
Verilator Build and Test
Fit to window
Zoom out
Zoom in