Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Rewrite the description of RTL generation to make more sense #670

Open
wants to merge 1 commit into
base: main
Choose a base branch
from
Open

Rewrite the description of RTL generation to make more sense #670

Changes from all commits
Commits
Show all changes
1 commit
Select commit
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
14 changes: 7 additions & 7 deletions docs/flows/synthesis.rst
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -22,15 +22,15 @@ Look Up Tables implement only the functionality of logic gates.
Due to that, the synthesis process has to convert the complicated
Behavioral model to a simpler description.

Firstly, the design is described in terms of registers and logical operations.
First, the design is described in terms of registers and logical operations.
This is the so-called *Register-Transfer Level* (*RTL*).
Secondly, in order to simplify the design even more, some complex logic is
rewritten in the way that the final result contain only logic gates
and registers. This model is on *Logical Gate level* of abstraction.
Second, in order to simplify the design even more, some complex logic is
rewritten in such a way that the final result contains only logic gates
and registers. This model is on the *Logical Gate level* of abstraction.

The process of simplification is quite complicated, because of that it often
demands additional simulations between mentioned steps to prove that the input
design is equivalent to its simplified form.
This process of simplification is quite complicated, so it is often necessary
to have additional simulations between the mentioned steps, to prove that the
input design is equivalent to its simplified form.

Technology mapping
==================
Expand Down