fixup! fix sram

Signed-off-by: Avimitin <[email protected]>
chipsalliance · Nov 21, 2024 · 0beae12 · 0beae12
1 parent 200f14b
commit 0beae12
Show file tree

Hide file tree

Showing 2 changed files with 2 additions and 2 deletions.
diff --git a/difftest/dpi_t1rocketemu/src/bus.rs b/difftest/dpi_t1rocketemu/src/bus.rs
@@ -36,7 +36,7 @@ impl ShadowBus {
   pub fn new() -> Self {
     const DDR_SIZE: usize = 0x80000000;
     const SCALAR_SIZE: usize = 0x20000000;
-    const SRAM_SIZE: usize = 0x40000000;
+    const SRAM_SIZE: usize = 0x10000000;
 
     Self {
       devices: [

diff --git a/tests/t1.ld b/tests/t1.ld
@@ -5,7 +5,7 @@ MEMORY {
   SCALAR (RWX) : ORIGIN = 0x20000000, LENGTH = 512M /* put first to set it as default */
   MMIO   (RW)  : ORIGIN = 0x00000000, LENGTH = 512M
   DDR    (RW)  : ORIGIN = 0x40000000, LENGTH = 2048M
-  SRAM   (RW)  : ORIGIN = 0xc0000000, LENGTH = 1024M /* TODO: read from config */
+  SRAM   (RW)  : ORIGIN = 0xc0000000, LENGTH = 256M /* TODO: read from config */
 }
 
 SECTIONS {