Skip to content

Fix VHDL and SystemVerilog gen for Xilinx oddr #3441

Fix VHDL and SystemVerilog gen for Xilinx oddr

Fix VHDL and SystemVerilog gen for Xilinx oddr #3441

Triggered via issue November 9, 2024 17:08
Status Success
Total duration 11s
Artifacts

kloonbot.yml

on: issue_comment
Clone branch to local branch
3s
Clone branch to local branch
Fit to window
Zoom out
Zoom in

Annotations

2 warnings
Clone branch to local branch
The following actions uses node12 which is deprecated and will be forced to run on node16: actions/checkout@v2. For more info: https://github.blog/changelog/2023-06-13-github-actions-all-actions-will-run-on-node16-instead-of-node12-by-default/
Clone branch to local branch
The following actions use a deprecated Node.js version and will be forced to run on node20: actions/checkout@v2. For more info: https://github.blog/changelog/2024-03-07-github-actions-all-actions-will-run-on-node20-instead-of-node16-by-default/