Pipeline stalled...
I am an enthusiast of computer hardware but also interested in everything.
## ≡ᗤ-/IC/FPGA/MCU + SystemVerilog/C++/C ##
- Mare Tranquillitatis
Highlights
Pinned Loading
-
Rockchip-FFmpeg
Rockchip-FFmpeg PublicBackup repository for https://github.com/rockchip-linux/ffmpeg (no longer available)
-
micropython
micropython PublicForked from micropython/micropython
MicroPython - a lean and efficient Python implementation for microcontrollers and constrained systems
C
-
axi-dma-controller
axi-dma-controller PublicUltra High Performance AXI4-based Direct Memory Access (DMA) Controller. Work in Progress.
-
my_ssh_public_key.md
my_ssh_public_key.md 1# ssh-rsa
23ssh-rsa AAAAB3NzaC1yc2EAAAADAQABAAABAQC8xKLz7jmqV8MqwKakGhyW7cHR7/+Kygi0yTQEufjiUTsnJouROEv3gyU/NQcnWhmEhzN0LxkBUGd3D/YwpkxIcc8DoBxTk+1Bax5sQYR3sCi74YtTpUSlykuZ1tLu9D+Bqex0YjsAosUJ+dq39rhSomJIycnE8lV9tjqx6zg0+VNwhCMZqh5LVaaSYDQF3Dxycbt+rvehIZIV2k9tSSkryjv24LxCUuRYEvWD55evi5RlIndnzvbcdBmwzcAUHHG177/da88ism+zYuAODBRX40BA/4fWHPdEwThpgEtbHC2zzNKbGDHIqweKkexDuJHGKG5fTwvG2zXxrUefwW0P Donlon@DPC-RS
-
verilator
verilator PublicForked from verilator/verilator
Verilator open-source SystemVerilog simulator and lint system
C++
-
Something went wrong, please refresh the page to try again.
If the problem persists, check the GitHub status page or contact support.
If the problem persists, check the GitHub status page or contact support.