Pinned Loading

1. caravel_user_project caravel_user_project Public template

   https://caravel-user-project.readthedocs.io

   Verilog 186 330

2. caravel_user_project_analog caravel_user_project_analog Public template

   Verilog 45 89

3. mpw_precheck mpw_precheck Public

   Python 36 24

4. caravel caravel Public

   Caravel is a standard SoC harness with on chip resources to control and read/write operations from a user-dedicated space.

   Verilog 296 69

5. caravel_board caravel_board Public

   C 31 41

6. openframe_timer_example openframe_timer_example Public

   Forked from efabless/caravel_openframe_project

   Example digital project for the Efabless Caravel "openframe" harness

   Verilog 4 4