Skip to content
View embelon's full-sized avatar

Block or report embelon

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. wb_hyperram wb_hyperram Public

    Verilog 4 3

  2. SKY130_OpAmp SKY130_OpAmp Public

    Operational amplifier for Skywater 130nm

    Verilog 3 1

  3. wb_openram_wrapper wb_openram_wrapper Public

    Tiny wrapper for OpenRAM memory block, connected to Wishbone bus

    Verilog 2 1

  4. caravel_wb_openram caravel_wb_openram Public

    Forked from efabless/caravel_user_project

    Caravel user project built around 1kB OpenRAM macro and simple HyperRAM driver to provide more memory to Caravel SoC.

    Verilog 2

  5. hyperram_cyclonev_pcb hyperram_cyclonev_pcb Public

    Simple PCB to connect HyperRAM memories to Cyclone V SoC Development Kit via HSMC connector

    1

  6. gf180-wb-hyperram gf180-wb-hyperram Public

    Wishbone connected HyperRAM controller for GF180

    Verilog 1