Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Adding support for synth.tcl to read SystemVerilog files using Surelog. #191

Merged
merged 1 commit into from
Sep 18, 2023

Conversation

mithro
Copy link
Member

@mithro mithro commented Sep 18, 2023

No description provided.

@mithro mithro requested a review from QuantamHD September 18, 2023 19:22
Copy link
Member

@tcal-x tcal-x left a comment

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

LGTM

@mithro
Copy link
Member Author

mithro commented Sep 18, 2023

The bazel rules should probably allow setting USE_SURELOG_FRONTEND somehow....

@QuantamHD
Copy link
Collaborator

We don't have surelog in the upstream repo so we would probably need to add that as a prerequisite. I filed #194 to keep track of it.

@QuantamHD QuantamHD merged commit 063b6f0 into hdl:main Sep 18, 2023
4 checks passed
@mithro mithro deleted the surelog branch September 18, 2023 20:58
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

3 participants