New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

synth: Make synthesize_rtl emit a VerilogInfo provider #362

Merged

mikesinouye merged 2 commits into main from synthesis_verilog_info

Nov 7, 2024

Merged

synth: Make synthesize_rtl emit a VerilogInfo provider #362

reformat bzl

Google Cloud Build / hdl-bazel-rules-hdl-pr (foss-fpga-tools-external) succeeded Nov 2, 2024 in 21m 38s

Summary

Build 223c5042-d9d4-4556-b56f-cd830380d228 successful

View more details on Google Cloud Build