This project is tested and implemented in FPGA Altera DE2-115
-
Notifications
You must be signed in to change notification settings - Fork 1
hl271/uart_with_fifo
Folders and files
| Name | Name | Last commit message | Last commit date | |
|---|---|---|---|---|
Repository files navigation
About
Verilog implementation of UART protocol with integrated FIFO buffer
Topics
Resources
Stars
Watchers
Forks
Releases
No releases published
Packages 0
No packages published