Code

Add Mixed HDL Blink example#338

Code

Merged

mithro merged 12 commits intoim-tomu:masterim-tomu/fomu-workshop:masterfrom umarcor:mixed-hdlumarcor/fomu-workshop:mixed-hdlCopy head branch name to clipboardOct 14, 2020

+1,116-438

Commits

Commits on Oct 12, 2020

• doc: open source tooling exists for VHDL

  umarcor

  committed
  3c09c0b

  Copy full SHA for 3c09c0b

• doc: spinal.rst does not exist

  umarcor

  committed
  6f637fc

  Copy full SHA for 6f637fc

• doc: verilog/blink does not expose signals

  umarcor

  committed
  ab04eda

  Copy full SHA for ab04eda

• move 'verilog/pcf' to root

  umarcor

  committed
  2776953

  Copy full SHA for 2776953

• add vhdl/blink

  umarcor

  committed
  21bcde2

  Copy full SHA for 21bcde2

• get-toolchain: use 'nightly' toolchain in CI

  umarcor

  committed
  5df387b

  Copy full SHA for 5df387b

• docs: update and split requirements

  umarcor

  committed
  f88d97d

  Copy full SHA for f88d97d

• doc: add labels to HDL sections

  umarcor

  committed
  4c7322c

  Copy full SHA for 4c7322c

• add mixed-hdl/blink

  umarcor

  committed
  b260116

  Copy full SHA for b260116

• add board.mk

  umarcor

  committed
  5475d39

  Copy full SHA for 5475d39

Commits on Oct 13, 2020

• mixed-hdl: keyword 'component' is not required when instantiating

  Show description for 568fdcc
  

  umarcor

  and

  tmeissner

  committed
  568fdcc

  Copy full SHA for 568fdcc

• mixed-hdl: remove '-q' from yosys call

  Show description for ed9c146
  

  umarcor

  and

  tmeissner

  committed
  ed9c146

  Copy full SHA for ed9c146