[capture] Add delay to AES FPGA capture #391
Closed
Add this suggestion to a batch that can be applied as a single commit.
This suggestion is invalid because no changes were made to the code.
Suggestions cannot be applied while the pull request is closed.
Suggestions cannot be applied while viewing a subset of changes.
Only one suggestion per line can be applied in a batch.
Add this suggestion to a batch that can be applied as a single commit.
Applying suggestions on deleted lines is not supported.
You must change the existing code in this line in order to create a valid suggestion.
Outdated suggestions cannot be applied.
This suggestion has been applied or marked resolved.
Suggestions cannot be applied from pending reviews.
Suggestions cannot be applied on multi-line comments.
Suggestions cannot be applied while the pull request is queued to merge.
Suggestion cannot be applied right now. Please check back later.
Unfortunately, the UART connection to the FPGA is quite iffy. It turns out that a small delay for the FvsrKeyBatchEncrypt cmd is needed. Otherwise, the command sometimes gets not received by the device. This happens with the latest CW310 firmware as well as UART control flow enabled in the SW.
This was detected now as on silicon this problem does not occur.