Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

[capture] Add delay to AES FPGA capture #391

Closed
wants to merge 1 commit into from

Conversation

nasahlpa
Copy link
Member

Unfortunately, the UART connection to the FPGA is quite iffy. It turns out that a small delay for the FvsrKeyBatchEncrypt cmd is needed. Otherwise, the command sometimes gets not received by the device. This happens with the latest CW310 firmware as well as UART control flow enabled in the SW.

This was detected now as on silicon this problem does not occur.

Unfortunately, the UART connection to the FPGA is quite iffy. It turns
out that a small delay for the FvsrKeyBatchEncrypt cmd is needed.
Otherwise, the command sometimes gets not received by the device.
This happens with the latest CW310 firmware as well as UART control
flow enabled in the SW.

This was detected now as on silicon this problem does not occur.

Signed-off-by: Pascal Nasahl <[email protected]>
@nasahlpa nasahlpa closed this Mar 7, 2025
@nasahlpa nasahlpa deleted the add_delay branch March 7, 2025 15:49
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment
Labels
None yet
Projects
None yet
Development

Successfully merging this pull request may close these issues.

1 participant