Skip to content

Commit

Permalink
deploy: acfc63c
Browse files Browse the repository at this point in the history
  • Loading branch information
martinjankoehler committed Dec 17, 2024
1 parent d00eed4 commit ab3144c
Showing 199 changed files with 52,497 additions and 6 deletions.
2 changes: 2 additions & 0 deletions allure/184/app.js

Large diffs are not rendered by default.

3,403 changes: 3,403 additions & 0 deletions allure/184/data/attachments/178a71f52a100483.txt

Large diffs are not rendered by default.

7 changes: 7 additions & 0 deletions allure/184/data/attachments/1941076549850a66.json
Original file line number Diff line number Diff line change
@@ -0,0 +1,7 @@
{
"added": [],
"changed": [],
"columns_added": [],
"columns_removed": [],
"removed": []
}
4 changes: 4 additions & 0 deletions allure/184/data/attachments/1b81b2c96827087f.csv
Original file line number Diff line number Diff line change
@@ -0,0 +1,4 @@
Device;Net1;Net2;Capacitance [fF]
C1;VSUBS;li1;7.932
C2;VSUBS;met1;249.059
C3;li1;met1;0.125
6 changes: 6 additions & 0 deletions allure/184/data/attachments/1bd2e93a07aaf36.txt
Original file line number Diff line number Diff line change
@@ -0,0 +1,6 @@
[17:18:53] WARNING Expected capacitor matrix row to have fastcap_runner.py:134
index 3, but obtained 1
[17:18:53] WARNING Expected capacitor matrix row to have fastcap_runner.py:134
index 1, but obtained 3
[17:18:53] WARNING Expected capacitor matrix row to have fastcap_runner.py:134
index 0, but obtained 4
4 changes: 4 additions & 0 deletions allure/184/data/attachments/1cffe28ef3752de2.csv
Original file line number Diff line number Diff line change
@@ -0,0 +1,4 @@
Device;Net1;Net2;Capacitance [fF]
C1;C0;VSUBS;0.447
C2;C1;VSUBS;0.223
C3;C0;C1;0.145
3,061 changes: 3,061 additions & 0 deletions allure/184/data/attachments/2198048a903d529.txt

Large diffs are not rendered by default.

3,059 changes: 3,059 additions & 0 deletions allure/184/data/attachments/26a85dee7ab52034.txt

Large diffs are not rendered by default.

19 changes: 19 additions & 0 deletions allure/184/data/attachments/277599051f5484a7.txt
Original file line number Diff line number Diff line change
@@ -0,0 +1,19 @@
3 rows changed

None: C1
Capacitance [fF]: "11.92 # TODO: magic=8.231f " => "11.92"
extras:
Net1: C
Net2: VSUBS

None: C2
Capacitance [fF]: "11.92 # TODO: magic=8.231f" => "11.92"
extras:
Net1: A
Net2: VSUBS

None: C3
Capacitance [fF]: "11.92 # TODO: magic=4.452f" => "11.92"
extras:
Net1: B
Net2: VSUBS
4 changes: 4 additions & 0 deletions allure/184/data/attachments/2a0f65b935d9c663.csv
Original file line number Diff line number Diff line change
@@ -0,0 +1,4 @@
g1_VSUBS;g1_VDD;g1_VSS
1.16234e-15;-6.37145e-16;-3.16676e-16
-2.64305e-16;2.08998e-15;-9.51584e-16
-3.17109e-16;-1.29309e-15;1.42858e-15
35 changes: 35 additions & 0 deletions allure/184/data/attachments/2d91bb83f996dbcf.txt
Original file line number Diff line number Diff line change
@@ -0,0 +1,35 @@
[17:21:47] INFO DBU: 0.001 fastercap_model_generator.py:120
[17:21:47] INFO Delaunay b: 0.5 fastercap_model_generator.py:121
[17:21:47] INFO Delaunay area_max: 0.5 fastercap_model_generator.py:122
[17:21:47] INFO Checking … fastercap_model_generator.py:849
[17:21:47] INFO Material nit -> 219 fastercap_model_generator.py:854
triangles
[17:21:48] INFO Material nit2 -> 124 fastercap_model_generator.py:854
triangles
[17:21:48] INFO Net 'Net1' -> 69 triangles fastercap_model_generator.py:859
[17:21:48] INFO Net 'Net2' -> 52 triangles fastercap_model_generator.py:859
[17:21:48] INFO No errors found fastercap_model_generator.py:863
C:\Users\runneradmin\AppData\Local\Temp\pytest-of-runneradmin\pytest-0\test_fas
tercap_model_generator0\FasterCap\test1_outside=(void)_inside=nit.geo
C:\Users\runneradmin\AppData\Local\Temp\pytest-of-runneradmin\pytest-0\test_fas
tercap_model_generator0\FasterCap\test2_outside=(void)_inside=nit2.geo
C:\Users\runneradmin\AppData\Local\Temp\pytest-of-runneradmin\pytest-0\test_fas
tercap_model_generator0\FasterCap\test3_outside=nit2_inside=nit.geo
C:\Users\runneradmin\AppData\Local\Temp\pytest-of-runneradmin\pytest-0\test_fas
tercap_model_generator0\FasterCap\test4_outside=(void)_net=Net1.geo
C:\Users\runneradmin\AppData\Local\Temp\pytest-of-runneradmin\pytest-0\test_fas
tercap_model_generator0\FasterCap\test5_outside=nit_net=Net1.geo
C:\Users\runneradmin\AppData\Local\Temp\pytest-of-runneradmin\pytest-0\test_fas
tercap_model_generator0\FasterCap\test6_outside=(void)_net=Net2.geo
C:\Users\runneradmin\AppData\Local\Temp\pytest-of-runneradmin\pytest-0\test_fas
tercap_model_generator0\FasterCap\test7_outside=nit_net=Net2.geo
C:\Users\runneradmin\AppData\Local\Temp\pytest-of-runneradmin\pytest-0\test_fas
tercap_model_generator0\FasterCap\test.lst
C:\Users\runneradmin\AppData\Local\Temp\pytest-of-runneradmin\pytest-0\test_fas
tercap_model_generator0\STL\testdiel_nit.stl
C:\Users\runneradmin\AppData\Local\Temp\pytest-of-runneradmin\pytest-0\test_fas
tercap_model_generator0\STL\testdiel_nit2.stl
C:\Users\runneradmin\AppData\Local\Temp\pytest-of-runneradmin\pytest-0\test_fas
tercap_model_generator0\STL\testcond_Net1.stl
C:\Users\runneradmin\AppData\Local\Temp\pytest-of-runneradmin\pytest-0\test_fas
tercap_model_generator0\STL\testcond_Net2.stl
4 changes: 4 additions & 0 deletions allure/184/data/attachments/2f8d7ab87bf6aec9.csv
Original file line number Diff line number Diff line change
@@ -0,0 +1,4 @@
g1_VSUBS;g1_VDD;g1_VSS
1.16234e-15;-4.50725e-16;-3.168925e-16
-4.50725e-16;2.08998e-15;-1.122337e-15
-3.168925e-16;-1.122337e-15;1.42858e-15
36 changes: 36 additions & 0 deletions allure/184/data/attachments/31b7619d99f4b776.txt
Original file line number Diff line number Diff line change
@@ -0,0 +1,36 @@
[17:19:13] INFO DBU: 0.001 fastercap_model_generator.py:120
[17:19:13] INFO Delaunay b: 0.5 fastercap_model_generator.py:121
[17:19:13] INFO Delaunay area_max: 0.5 fastercap_model_generator.py:122
[17:19:13] INFO Checking … fastercap_model_generator.py:849
[17:19:13] INFO Material nit -> 219 fastercap_model_generator.py:854
triangles
[17:19:14] INFO Material nit2 -> 124 fastercap_model_generator.py:854
triangles
[17:19:14] INFO Net 'Net1' -> 69 triangles fastercap_model_generator.py:859
[17:19:14] INFO Net 'Net2' -> 52 triangles fastercap_model_generator.py:859
[17:19:14] INFO No errors found fastercap_model_generator.py:863
/private/var/folders/95/0ydz4d79163427j3k5crp3fh0000gn/T/pytest-of-runner/pytest
-0/test_fastercap_model_generator0/FasterCap/test1_outside=(void)_inside=nit.geo
/private/var/folders/95/0ydz4d79163427j3k5crp3fh0000gn/T/pytest-of-runner/pytest
-0/test_fastercap_model_generator0/FasterCap/test2_outside=(void)_inside=nit2.ge
o
/private/var/folders/95/0ydz4d79163427j3k5crp3fh0000gn/T/pytest-of-runner/pytest
-0/test_fastercap_model_generator0/FasterCap/test3_outside=nit2_inside=nit.geo
/private/var/folders/95/0ydz4d79163427j3k5crp3fh0000gn/T/pytest-of-runner/pytest
-0/test_fastercap_model_generator0/FasterCap/test4_outside=(void)_net=Net1.geo
/private/var/folders/95/0ydz4d79163427j3k5crp3fh0000gn/T/pytest-of-runner/pytest
-0/test_fastercap_model_generator0/FasterCap/test5_outside=nit_net=Net1.geo
/private/var/folders/95/0ydz4d79163427j3k5crp3fh0000gn/T/pytest-of-runner/pytest
-0/test_fastercap_model_generator0/FasterCap/test6_outside=(void)_net=Net2.geo
/private/var/folders/95/0ydz4d79163427j3k5crp3fh0000gn/T/pytest-of-runner/pytest
-0/test_fastercap_model_generator0/FasterCap/test7_outside=nit_net=Net2.geo
/private/var/folders/95/0ydz4d79163427j3k5crp3fh0000gn/T/pytest-of-runner/pytest
-0/test_fastercap_model_generator0/FasterCap/test.lst
/private/var/folders/95/0ydz4d79163427j3k5crp3fh0000gn/T/pytest-of-runner/pytest
-0/test_fastercap_model_generator0/STL/testdiel_nit.stl
/private/var/folders/95/0ydz4d79163427j3k5crp3fh0000gn/T/pytest-of-runner/pytest
-0/test_fastercap_model_generator0/STL/testdiel_nit2.stl
/private/var/folders/95/0ydz4d79163427j3k5crp3fh0000gn/T/pytest-of-runner/pytest
-0/test_fastercap_model_generator0/STL/testcond_Net1.stl
/private/var/folders/95/0ydz4d79163427j3k5crp3fh0000gn/T/pytest-of-runner/pytest
-0/test_fastercap_model_generator0/STL/testcond_Net2.stl
2 changes: 2 additions & 0 deletions allure/184/data/attachments/31ce003531ce30fb.csv
Original file line number Diff line number Diff line change
@@ -0,0 +1,2 @@
Device;Net1;Net2;Capacitance [fF]
C1;PLATE;VSUBS;386.18
Binary file added allure/184/data/attachments/3d2f6196fc233041.png
Loading
Sorry, something went wrong. Reload?
Sorry, we cannot display this file.
Sorry, this file is invalid so it cannot be displayed.
4 changes: 4 additions & 0 deletions allure/184/data/attachments/3d44bffc8419004.csv
Original file line number Diff line number Diff line change
@@ -0,0 +1,4 @@
g1_VSUBS;g1_VDD;g1_VSS
1.16234e-15;-6.37145e-16;-3.16676e-16
-2.64305e-16;2.08998e-15;-9.51584e-16
-3.17109e-16;-1.29309e-15;1.42858e-15
9 changes: 9 additions & 0 deletions allure/184/data/attachments/415be36641a04671.csv
Original file line number Diff line number Diff line change
@@ -0,0 +1,9 @@
Device;Net1;Net2;Capacitance [fF]
C1;VSUBS;li1;386.18
C2;li1;met1;294.592
C3;VSUBS;met1;205.52
C4;met1;met2;680.482
C5;li1;met2;99.015
C6;VSUBS;met2;51.302
C7;VSUBS;met3;135.996
C8;li1;met3;5.031
35 changes: 35 additions & 0 deletions allure/184/data/attachments/425522664e5cb3fd.json
Original file line number Diff line number Diff line change
@@ -0,0 +1,35 @@
{
"added": [],
"changed": [
{
"changes": {
"Capacitance [fF]": [
"11.92 # TODO: magic=8.231f ",
"11.92"
]
},
"key": "C1"
},
{
"changes": {
"Capacitance [fF]": [
"11.92 # TODO: magic=8.231f",
"11.92"
]
},
"key": "C2"
},
{
"changes": {
"Capacitance [fF]": [
"11.92 # TODO: magic=4.452f",
"11.92"
]
},
"key": "C3"
}
],
"columns_added": [],
"columns_removed": [],
"removed": []
}
34 changes: 34 additions & 0 deletions allure/184/data/attachments/426849534bf5c2b7.txt
Original file line number Diff line number Diff line change
@@ -0,0 +1,34 @@
──────────────────────────── Command line arguments ────────────────────────────
/home/runner/work/klayout-pex/klayout-pex/.venv/lib/python3.12/site-packages/pyt
est/__main__.py -m slow --alluredir build/allure-results --color no
───────────────────────────────── Input Layout ─────────────────────────────────
[17:23:18] INFO GDS input file passed, running in LVS mode kpex_cli.py:286
[17:23:18] INFO No explicit top cell specified, using top kpex_cli.py:322
cell
'single_plate_100um_x_100um_li1_over_substra
te'
[17:23:18] INFO LVS input schematic not specified (argument kpex_cli.py:369
--schematic), using dummy schematic
──────────────────────────────── Prepare LVSDB ─────────────────────────────────
[17:23:18] WARNING Cache hit: Reusing cached LVSDB kpex_cli.py:707
/home/runner/work/klayout-pex/klayout-pex/output_sky130A/.kpex_cache/sky130A/hom
e/runner/work/klayout-pex/klayout-pex/testdata/designs/sky130A/test_patterns/sin
gle_plate_100um_x_100um_li1_over_substrate.gds.gz/single_plate_100um_x_100um_li1
_over_substrate.lvsdb.gz
[17:23:18] WARNING Unable to find info about extracted lvsdb_extractor.py:186
LVS layer 'l9'
─────────────────────── Non-empty layers in LVS database ───────────────────────
[17:23:18] INFO (67, 20) -> (li_con) kpex_cli.py:762
───────────────────────────── kpex/2.5D PEX Engine ─────────────────────────────
[17:23:18] INFO (Overlap): li1(PLATE)-VSUBS(VSUBS): extractor.py:295
Unshielded area: 10000.0 µm^2, cap: 369.9
fF
[17:23:18] INFO (Side Overlap): li1(PLATE)-VSUBS(VSUBS) = extractor.py:741
16.279625fF
────────────────── kpex/2.5D extracted netlist (CSV format): ───────────────────
Device;Net1;Net2;Capacitance [fF]
C1;PLATE;VSUBS;386.18
──────────────────────────── Extracted netlist CSV ─────────────────────────────
/home/runner/work/klayout-pex/klayout-pex/output_sky130A/single_plate_100um_x_10
0um_li1_over_substrate__single_plate_100um_x_100um_li1_over_substrate/single_pla
te_100um_x_100um_li1_over_substrate_k25d_pex_netlist.csv
22 changes: 22 additions & 0 deletions allure/184/data/attachments/47118bf2c2e4cee4.txt
Original file line number Diff line number Diff line change
@@ -0,0 +1,22 @@

* cell NMOS_DIODE2
.SUBCKT NMOS_DIODE2
* net 1 2
* net 2 1
* net 3 3
* device instance $1 r0 *1 0,0 SKY130_FD_PR__NFET_01V8
M$1 1 2 2 1 SKY130_FD_PR__NFET_01V8 L=0.15U W=0.42U AS=0.126P AD=0.126P
+ PS=1.44U PD=1.44U
* device instance CEXT_2_1 r0 *1 0,0 PEX_CAP
CCEXT_2_1 2 3 1.77445461e-14 PEX_CAP
* device instance CEXT_3_1 r0 *1 0,0 PEX_CAP
CCEXT_3_1 1 3 9.114927e-15 PEX_CAP
* device instance CEXT_1_1 r0 *1 0,0 PEX_CAP
CCEXT_1_1 3 3 6.75208e-15 PEX_CAP
* device instance CEXT_3_2 r0 *1 0,0 PEX_CAP
CCEXT_3_2 1 2 6.48410953e-16 PEX_CAP
* device instance CEXT_4_2 r0 *1 0,0 PEX_CAP
CCEXT_4_2 2 2 5.386948366e-15 PEX_CAP
* device instance CEXT_6_3 r0 *1 0,0 PEX_CAP
CCEXT_6_3 1 1 6.65774249e-16 PEX_CAP
.ENDS NMOS_DIODE2
6 changes: 6 additions & 0 deletions allure/184/data/attachments/4a005d7cb7236b12.txt
Original file line number Diff line number Diff line change
@@ -0,0 +1,6 @@
[17:19:13] WARNING Expected capacitor matrix row to have fastcap_runner.py:134
index 3, but obtained 1
[17:19:13] WARNING Expected capacitor matrix row to have fastcap_runner.py:134
index 1, but obtained 3
[17:19:13] WARNING Expected capacitor matrix row to have fastcap_runner.py:134
index 0, but obtained 4
1 change: 1 addition & 0 deletions allure/184/data/attachments/4bdd330458d5dcc0.txt
Original file line number Diff line number Diff line change
@@ -0,0 +1 @@
averaged matrix stored in /var/folders/95/0ydz4d79163427j3k5crp3fh0000gn/T/fastercap_matrix_avg__gysmre15.csv
Loading
Sorry, something went wrong. Reload?
Sorry, we cannot display this file.
Sorry, this file is invalid so it cannot be displayed.
Empty file.
25 changes: 25 additions & 0 deletions allure/184/data/attachments/510b4fc7eb191a5e.txt
Original file line number Diff line number Diff line change
@@ -0,0 +1,25 @@

* cell nmos_diode2
* pin VDD
* pin VSS
* pin sky130_gnd
.SUBCKT nmos_diode2 1 2 3
* net 1 VDD
* net 2 VSS
* net 3 sky130_gnd
* net 5 FC_GND
* net 6 VSUBS
* net 7 GND
* device instance Cext_0_1 r0 *1 0,0 PEX_CAP
CCext_0_1 6 1 6.37145e-16 PEX_CAP
* device instance Cext_0_2 r0 *1 0,0 PEX_CAP
CCext_0_2 6 2 3.16676e-16 PEX_CAP
* device instance Cext_1_2 r0 *1 0,0 PEX_CAP
CCext_1_2 1 2 9.51584e-16 PEX_CAP
* device instance Cext_1_1 r0 *1 0,0 PEX_CAP
CCext_1_1 1 6 8.74091e-16 PEX_CAP
* device instance Rext_FC_GND_GND r0 *1 0,0 PEX_RES
RRext_FC_GND_GND 5 7 0 PEX_RES
* device instance Rext_VSUBS_GND r0 *1 0,0 PEX_RES
RRext_VSUBS_GND 6 7 0 PEX_RES
.ENDS nmos_diode2
35 changes: 35 additions & 0 deletions allure/184/data/attachments/517ea28847bedf95.txt
Original file line number Diff line number Diff line change
@@ -0,0 +1,35 @@
[17:18:53] INFO DBU: 0.001 fastercap_model_generator.py:120
[17:18:53] INFO Delaunay b: 0.5 fastercap_model_generator.py:121
[17:18:53] INFO Delaunay area_max: 0.5 fastercap_model_generator.py:122
[17:18:53] INFO Checking … fastercap_model_generator.py:849
[17:18:53] INFO Material nit -> 219 fastercap_model_generator.py:854
triangles
[17:18:54] INFO Material nit2 -> 124 fastercap_model_generator.py:854
triangles
[17:18:54] INFO Net 'Net1' -> 69 triangles fastercap_model_generator.py:859
[17:18:54] INFO Net 'Net2' -> 52 triangles fastercap_model_generator.py:859
[17:18:54] INFO No errors found fastercap_model_generator.py:863
/tmp/pytest-of-runner/pytest-0/test_fastercap_model_generator0/FasterCap/test1_o
utside=(void)_inside=nit.geo
/tmp/pytest-of-runner/pytest-0/test_fastercap_model_generator0/FasterCap/test2_o
utside=(void)_inside=nit2.geo
/tmp/pytest-of-runner/pytest-0/test_fastercap_model_generator0/FasterCap/test3_o
utside=nit2_inside=nit.geo
/tmp/pytest-of-runner/pytest-0/test_fastercap_model_generator0/FasterCap/test4_o
utside=(void)_net=Net1.geo
/tmp/pytest-of-runner/pytest-0/test_fastercap_model_generator0/FasterCap/test5_o
utside=nit_net=Net1.geo
/tmp/pytest-of-runner/pytest-0/test_fastercap_model_generator0/FasterCap/test6_o
utside=(void)_net=Net2.geo
/tmp/pytest-of-runner/pytest-0/test_fastercap_model_generator0/FasterCap/test7_o
utside=nit_net=Net2.geo
/tmp/pytest-of-runner/pytest-0/test_fastercap_model_generator0/FasterCap/test.ls
t
/tmp/pytest-of-runner/pytest-0/test_fastercap_model_generator0/STL/testdiel_nit.
stl
/tmp/pytest-of-runner/pytest-0/test_fastercap_model_generator0/STL/testdiel_nit2
.stl
/tmp/pytest-of-runner/pytest-0/test_fastercap_model_generator0/STL/testcond_Net1
.stl
/tmp/pytest-of-runner/pytest-0/test_fastercap_model_generator0/STL/testcond_Net2
.stl
4 changes: 4 additions & 0 deletions allure/184/data/attachments/522e6180132cee6c.csv
Original file line number Diff line number Diff line change
@@ -0,0 +1,4 @@
Device;Net1;Net2;Capacitance [fF]
C1;VSUBS;li1;7.932
C2;VSUBS;met1;249.059
C3;li1;met1;0.125 TODO
6 changes: 6 additions & 0 deletions allure/184/data/attachments/53060514f089b639.csv
Original file line number Diff line number Diff line change
@@ -0,0 +1,6 @@
Device;Net1;Net2;Capacitance [fF]
C1;C;VSUBS;11.92 # TODO: magic=8.231f
C2;A;VSUBS;11.92 # TODO: magic=8.231f
C3;B;VSUBS;11.92 # TODO: magic=4.452f
C4;B;C;7.5
C5;A;B;7.5
Binary file added allure/184/data/attachments/5460d2c2ae143d5c.png
Loading
Sorry, something went wrong. Reload?
Sorry, we cannot display this file.
Sorry, this file is invalid so it cannot be displayed.
Empty file.
18 changes: 18 additions & 0 deletions allure/184/data/attachments/5dd6551c27479d5b.txt
Original file line number Diff line number Diff line change
@@ -0,0 +1,18 @@

* cell NMOS_DIODE2
.SUBCKT NMOS_DIODE2
* net 1 2
* net 2 1
* net 3 3
* device instance $1 r0 *1 0,0 SKY130_FD_PR__NFET_01V8
M$1 1 2 2 1 SKY130_FD_PR__NFET_01V8 L=0.15U W=0.42U AS=0.126P AD=0.126P
+ PS=1.44U PD=1.44U
* device instance CEXT_2_1 r0 *1 0,0 PEX_CAP
CCEXT_2_1 2 3 2.65903e-16 PEX_CAP
* device instance CEXT_3_1 r0 *1 0,0 PEX_CAP
CCEXT_3_1 1 3 8.2303e-17 PEX_CAP
* device instance CEXT_1_1 r0 *1 0,0 PEX_CAP
CCEXT_1_1 3 3 6.75208e-15 PEX_CAP
* device instance CEXT_6_3 r0 *1 0,0 PEX_CAP
CCEXT_6_3 1 1 6.65061e-16 PEX_CAP
.ENDS NMOS_DIODE2
13 changes: 13 additions & 0 deletions allure/184/data/attachments/605551bdd7328de1.txt
Original file line number Diff line number Diff line change
@@ -0,0 +1,13 @@

* cell TOP
.SUBCKT TOP
* net 1 C0
* net 2 C1
* net 3 SUB
* net 4 VSUBS
* net 5 FC_GND
* device instance $1 r0 *1 0,0 SKY130_FD_PR__CAP_VPP_04P4X04P6_L1M1M2_NOSHIELD
C$1 1 2 3 2e-16 SKY130_FD_PR__CAP_VPP_04P4X04P6_L1M1M2_NOSHIELD
* device instance CEXT_0_1 r0 *1 0,0 PEX_CAP
CCEXT_0_1 1 2 1.30924864907e-14 PEX_CAP
.ENDS TOP
Binary file added allure/184/data/attachments/6117e09f7f19acab.png
Loading
Sorry, something went wrong. Reload?
Sorry, we cannot display this file.
Sorry, this file is invalid so it cannot be displayed.
12 changes: 12 additions & 0 deletions allure/184/data/attachments/6215d74963ba5bd8.txt
Original file line number Diff line number Diff line change
@@ -0,0 +1,12 @@
[17:18:54] WARNING Unable to find info about extracted lvsdb_extractor.py:186
LVS layer 'l5'
[17:18:54] WARNING Unable to find info about extracted lvsdb_extractor.py:186
LVS layer 'l11'
[17:18:54] WARNING Unable to find info about extracted lvsdb_extractor.py:186
LVS layer 'l2'
[17:18:54] WARNING Unable to find info about extracted lvsdb_extractor.py:186
LVS layer 'l1'
[17:18:54] INFO Removing whiteboxed device $1 netlist_expander.py:50
[17:18:54] WARNING Ignoring capacitance matrix cell netlist_expander.py:92
[2,2], -1.81619e-16 is below
threshold 0
7 changes: 7 additions & 0 deletions allure/184/data/attachments/62a7b6d9c7b060d7.txt
Original file line number Diff line number Diff line change
@@ -0,0 +1,7 @@
1 row changed

None: C3
Capacitance [fF]: "0.125 TODO" => "0.125"
extras:
Net1: li1
Net2: met1
5 changes: 5 additions & 0 deletions allure/184/data/attachments/663a7e8e8d1fa4b3.csv
Original file line number Diff line number Diff line change
@@ -0,0 +1,5 @@
$1%GROUP2;$1%GROUP2;$2%GROUP3;$2%GROUP3
0.00785;-0.007277;-0.002115;5.497e-05
-0.007277;0.3778;0.0001309;-0.3682
-0.002115;0.0001309;0.006792;-0.005388
5.497e-05;-0.3682;-0.005388;0.3753
Loading

0 comments on commit ab3144c

Please sign in to comment.