Skip to content
View ntut317's full-sized avatar

Block or report ntut317

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse
ntut317/README.md
  • 👋 Hi, I’m @ntut317
  • 👀 I’m interested in IC design.
  • 🌱 I’m currently learning the Verilog code.
  • 💞️ I’m looking to collaborate on the protocol conversion.
  • 📫 How to reach me ...
  • E-mail: [email protected] or [email protected]

Popular repositories Loading

  1. ntut317 ntut317 Public

    Config files for my GitHub profile.

  2. verilog-lfsr verilog-lfsr Public

    Forked from alexforencich/verilog-lfsr

    Fully parametrizable combinatorial parallel LFSR/CRC module

    Verilog