Skip to content

Commit

Permalink
Checked in build scripts
Browse files Browse the repository at this point in the history
  • Loading branch information
otoomey committed Feb 26, 2024
1 parent 9ce7373 commit 2c5b988
Show file tree
Hide file tree
Showing 7 changed files with 811 additions and 1 deletion.
1 change: 0 additions & 1 deletion .gitignore
Original file line number Diff line number Diff line change
@@ -1,6 +1,5 @@
.bender/
Bender.lock
.vscode/
__pycache__

# Modelsim Files
Expand Down
26 changes: 26 additions & 0 deletions .vscode/lint.py
Original file line number Diff line number Diff line change
@@ -0,0 +1,26 @@
import re

Check failure on line 1 in .vscode/lint.py

View workflow job for this annotation

GitHub Actions / Check License headers

FAILED: File does not start with comment
import sys
import subprocess

try:
subprocess.check_output([
'verilator',
'--lint-only',
'-f',
'./.vscode/linter.vc',
'--error-limit',
'9999',
'-Wall',
'-Wno-MULTITOP'
], stderr=subprocess.STDOUT)
except subprocess.CalledProcessError as e:
out = e.output.decode('ascii')

out = re.sub(r'%.*\/\.bender\/[^%]*', '', out)

if len(sys.argv) > 1:
pat = f'%.*{sys.argv[1]}[^%]*'
out = re.findall(pat, out)
out = '\n'.join(out)

print(out, file=sys.stderr)
603 changes: 603 additions & 0 deletions .vscode/linter.vc

Large diffs are not rendered by default.

13 changes: 13 additions & 0 deletions .vscode/settings.json
Original file line number Diff line number Diff line change
@@ -0,0 +1,13 @@
{
"verilog.linting.linter": "verilator",
"verilog.linting.verilator.arguments": "-f /workspaces/stitch_cluster/.vscode/linter.vc",
"systemverilog.linter": "verilator",
"systemverilog.includeIndexing": [
"**/*.{sv,svh}", "./.bender/git/checkouts/**/*.{sv,svh}"
],
"triggerTaskOnSave.tasks": {
"lint" : [
"*.{sv,svh}"
]
}
}
1 change: 1 addition & 0 deletions .vscode/svlangserver/index.json

Large diffs are not rendered by default.

134 changes: 134 additions & 0 deletions .vscode/svlangserver/linter.vc
Original file line number Diff line number Diff line change
@@ -0,0 +1,134 @@
-v /workspaces/stitch_cluster/.bender/git/checkouts/axi-b118383cbcd3267b/src/axi_pkg.sv
-v /workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/cf_math_pkg.sv
-v /workspaces/stitch_cluster/.bender/git/checkouts/common_verification-4a043b2da8baa62f/src/rand_id_queue.sv
-v /workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/cf_math_pkg.sv
-v /workspaces/stitch_cluster/.bender/git/checkouts/riscv-dbg-a94d1f103a4057c9/src/dm_pkg.sv
-v /workspaces/stitch_cluster/hw/reqrsp_interface/src/reqrsp_pkg.sv
-v /workspaces/stitch_cluster/.bender/git/checkouts/apb-856f26900b176af1/src/apb_pkg.sv
-v /workspaces/stitch_cluster/.bender/git/checkouts/apb-856f26900b176af1/src/apb_test.sv
-v /workspaces/stitch_cluster/.bender/git/checkouts/axi-b118383cbcd3267b/src/axi_test.sv
-v /workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/cb_filter_pkg.sv
-v /workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/cdc_reset_ctrlr_pkg.sv
-v /workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/ecc_pkg.sv
-v /workspaces/stitch_cluster/.bender/git/checkouts/common_verification-4a043b2da8baa62f/src/rand_verif_pkg.sv
-v /workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/cb_filter_pkg.sv
-v /workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/ecc_pkg.sv
-v /workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/fpnew_pkg.sv
-v /workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/fpu_div_sqrt_mvp/hdl/defs_div_sqrt_mvp.sv
-v /workspaces/stitch_cluster/.bender/git/checkouts/fpu_div_sqrt_mvp-1306d604c3b09069/hdl/defs_div_sqrt_mvp.sv
-v /workspaces/stitch_cluster/.bender/git/checkouts/register_interface-60fff8e94b3912d9/src/reg_test.sv
-v /workspaces/stitch_cluster/.bender/git/checkouts/riscv-dbg-a94d1f103a4057c9/src/dmi_test.sv
-v /workspaces/stitch_cluster/.bender/git/checkouts/riscv-dbg-a94d1f103a4057c9/tb/dm_tb_pkg.sv
-v /workspaces/stitch_cluster/.bender/git/checkouts/riscv-dbg-a94d1f103a4057c9/tb/jtag_dmi/jtag_test.sv
-v /workspaces/stitch_cluster/hw/future/src/idma_reg64_frontend_reg_pkg.sv
-v /workspaces/stitch_cluster/hw/mem_interface/src/mem_test.sv
-v /workspaces/stitch_cluster/hw/reqrsp_interface/src/reqrsp_test.sv
-v /workspaces/stitch_cluster/hw/snitch_cluster/src/snitch_cluster_peripheral/snitch_cluster_peripheral_reg_pkg.sv
-v /workspaces/stitch_cluster/hw/snitch_dma/src/axi_dma_pkg.sv
-v /workspaces/stitch_cluster/hw/snitch_icache/src/snitch_icache_pkg.sv
-v /workspaces/stitch_cluster/hw/snitch_ipu/src/snitch_ipu_pkg.sv
-v /workspaces/stitch_cluster/hw/snitch_ssr/src/snitch_ssr_pkg.sv
-v /workspaces/stitch_cluster/hw/snitch/src/riscv_instr.sv
-v /workspaces/stitch_cluster/hw/snitch/src/snitch_pkg.sv
-v /workspaces/stitch_cluster/hw/snitch/src/snitch_pma_pkg.sv
-v /workspaces/stitch_cluster/hw/tcdm_interface/src/tcdm_test.sv
+incdir+/workspaces/stitch_cluster/.bender/git/checkouts/apb-856f26900b176af1/include/apb
+incdir+/workspaces/stitch_cluster/.bender/git/checkouts/apb-856f26900b176af1/src
+incdir+/workspaces/stitch_cluster/.bender/git/checkouts/axi_riscv_atomics-baa633fa798ef2d4/src
+incdir+/workspaces/stitch_cluster/.bender/git/checkouts/axi-b118383cbcd3267b/include/axi
+incdir+/workspaces/stitch_cluster/.bender/git/checkouts/axi-b118383cbcd3267b/src
+incdir+/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/formal
+incdir+/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/include/common_cells
+incdir+/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src
+incdir+/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/deprecated
+incdir+/workspaces/stitch_cluster/.bender/git/checkouts/common_verification-4a043b2da8baa62f/src
+incdir+/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/formal
+incdir+/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/include/common_cells
+incdir+/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src
+incdir+/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/deprecated
+incdir+/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src
+incdir+/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/fpu_div_sqrt_mvp/hdl
+incdir+/workspaces/stitch_cluster/.bender/git/checkouts/fpu_div_sqrt_mvp-1306d604c3b09069/hdl
+incdir+/workspaces/stitch_cluster/.bender/git/checkouts/register_interface-60fff8e94b3912d9/include/register_interface
+incdir+/workspaces/stitch_cluster/.bender/git/checkouts/register_interface-60fff8e94b3912d9/src
+incdir+/workspaces/stitch_cluster/.bender/git/checkouts/register_interface-60fff8e94b3912d9/src/deprecated
+incdir+/workspaces/stitch_cluster/.bender/git/checkouts/register_interface-60fff8e94b3912d9/vendor/lowrisc_opentitan/src
+incdir+/workspaces/stitch_cluster/.bender/git/checkouts/riscv-dbg-a94d1f103a4057c9/debug_rom
+incdir+/workspaces/stitch_cluster/.bender/git/checkouts/riscv-dbg-a94d1f103a4057c9/src
+incdir+/workspaces/stitch_cluster/.bender/git/checkouts/riscv-dbg-a94d1f103a4057c9/sva
+incdir+/workspaces/stitch_cluster/.bender/git/checkouts/riscv-dbg-a94d1f103a4057c9/tb
+incdir+/workspaces/stitch_cluster/.bender/git/checkouts/riscv-dbg-a94d1f103a4057c9/tb/jtag_dmi
+incdir+/workspaces/stitch_cluster/.bender/git/checkouts/riscv-dbg-a94d1f103a4057c9/tb/unused
+incdir+/workspaces/stitch_cluster/.bender/git/checkouts/tech_cells_generic-1f8dc0ac09119c64/src/deprecated
+incdir+/workspaces/stitch_cluster/.bender/git/checkouts/tech_cells_generic-1f8dc0ac09119c64/src/fpga
+incdir+/workspaces/stitch_cluster/.bender/git/checkouts/tech_cells_generic-1f8dc0ac09119c64/src/rtl
+incdir+/workspaces/stitch_cluster/.bender/git/checkouts/tech_cells_generic-1f8dc0ac09119c64/src
+incdir+/workspaces/stitch_cluster/hw/future/src
+incdir+/workspaces/stitch_cluster/hw/future/src/dma
+incdir+/workspaces/stitch_cluster/hw/mem_interface/include/mem_interface
+incdir+/workspaces/stitch_cluster/hw/mem_interface/src
+incdir+/workspaces/stitch_cluster/hw/reqrsp_interface/include/reqrsp_interface
+incdir+/workspaces/stitch_cluster/hw/reqrsp_interface/src
+incdir+/workspaces/stitch_cluster/hw/snitch_cluster/src
+incdir+/workspaces/stitch_cluster/hw/snitch_cluster/src/snitch_cluster_peripheral
+incdir+/workspaces/stitch_cluster/hw/snitch_dma/src
+incdir+/workspaces/stitch_cluster/hw/snitch_icache/src
+incdir+/workspaces/stitch_cluster/hw/snitch_ipu/src
+incdir+/workspaces/stitch_cluster/hw/snitch_ssr/include/snitch_ssr
+incdir+/workspaces/stitch_cluster/hw/snitch_ssr/src
+incdir+/workspaces/stitch_cluster/hw/snitch_vm/src
+incdir+/workspaces/stitch_cluster/hw/snitch/include/snitch_vm
+incdir+/workspaces/stitch_cluster/hw/snitch/src
+incdir+/workspaces/stitch_cluster/hw/tcdm_interface/include/tcdm_interface
+incdir+/workspaces/stitch_cluster/hw/tcdm_interface/src
+incdir+/workspaces/stitch_cluster/target/snitch_cluster/generated
+incdir+/workspaces/stitch_cluster/.bender/git/checkouts/apb-856f26900b176af1/include/apb
+incdir+/workspaces/stitch_cluster/.bender/git/checkouts/apb-856f26900b176af1/src
+incdir+/workspaces/stitch_cluster/.bender/git/checkouts/axi_riscv_atomics-baa633fa798ef2d4/src
+incdir+/workspaces/stitch_cluster/.bender/git/checkouts/axi-b118383cbcd3267b/include/axi
+incdir+/workspaces/stitch_cluster/.bender/git/checkouts/axi-b118383cbcd3267b/src
+incdir+/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/formal
+incdir+/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/include/common_cells
+incdir+/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src
+incdir+/workspaces/stitch_cluster/.bender/git/checkouts/common_cells-dd89ab0d1382ef18/src/deprecated
+incdir+/workspaces/stitch_cluster/.bender/git/checkouts/common_verification-4a043b2da8baa62f/src
+incdir+/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/formal
+incdir+/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/include/common_cells
+incdir+/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src
+incdir+/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/common_cells/src/deprecated
+incdir+/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src
+incdir+/workspaces/stitch_cluster/.bender/git/checkouts/fpnew-c39622606dc54218/src/fpu_div_sqrt_mvp/hdl
+incdir+/workspaces/stitch_cluster/.bender/git/checkouts/fpu_div_sqrt_mvp-1306d604c3b09069/hdl
+incdir+/workspaces/stitch_cluster/.bender/git/checkouts/register_interface-60fff8e94b3912d9/include/register_interface
+incdir+/workspaces/stitch_cluster/.bender/git/checkouts/register_interface-60fff8e94b3912d9/src
+incdir+/workspaces/stitch_cluster/.bender/git/checkouts/register_interface-60fff8e94b3912d9/src/deprecated
+incdir+/workspaces/stitch_cluster/.bender/git/checkouts/register_interface-60fff8e94b3912d9/vendor/lowrisc_opentitan/src
+incdir+/workspaces/stitch_cluster/.bender/git/checkouts/riscv-dbg-a94d1f103a4057c9/debug_rom
+incdir+/workspaces/stitch_cluster/.bender/git/checkouts/riscv-dbg-a94d1f103a4057c9/src
+incdir+/workspaces/stitch_cluster/.bender/git/checkouts/riscv-dbg-a94d1f103a4057c9/sva
+incdir+/workspaces/stitch_cluster/.bender/git/checkouts/riscv-dbg-a94d1f103a4057c9/tb
+incdir+/workspaces/stitch_cluster/.bender/git/checkouts/riscv-dbg-a94d1f103a4057c9/tb/jtag_dmi
+incdir+/workspaces/stitch_cluster/.bender/git/checkouts/riscv-dbg-a94d1f103a4057c9/tb/unused
+incdir+/workspaces/stitch_cluster/.bender/git/checkouts/tech_cells_generic-1f8dc0ac09119c64/src/deprecated
+incdir+/workspaces/stitch_cluster/.bender/git/checkouts/tech_cells_generic-1f8dc0ac09119c64/src/fpga
+incdir+/workspaces/stitch_cluster/.bender/git/checkouts/tech_cells_generic-1f8dc0ac09119c64/src/rtl
+incdir+/workspaces/stitch_cluster/.bender/git/checkouts/tech_cells_generic-1f8dc0ac09119c64/src
+incdir+/workspaces/stitch_cluster/hw/future/src
+incdir+/workspaces/stitch_cluster/hw/future/src/dma
+incdir+/workspaces/stitch_cluster/hw/mem_interface/include/mem_interface
+incdir+/workspaces/stitch_cluster/hw/mem_interface/src
+incdir+/workspaces/stitch_cluster/hw/reqrsp_interface/include/reqrsp_interface
+incdir+/workspaces/stitch_cluster/hw/reqrsp_interface/src
+incdir+/workspaces/stitch_cluster/hw/snitch_cluster/src
+incdir+/workspaces/stitch_cluster/hw/snitch_cluster/src/snitch_cluster_peripheral
+incdir+/workspaces/stitch_cluster/hw/snitch_dma/src
+incdir+/workspaces/stitch_cluster/hw/snitch_icache/src
+incdir+/workspaces/stitch_cluster/hw/snitch_ipu/src
+incdir+/workspaces/stitch_cluster/hw/snitch_ssr/include/snitch_ssr
+incdir+/workspaces/stitch_cluster/hw/snitch_ssr/src
+incdir+/workspaces/stitch_cluster/hw/snitch_vm/src
+incdir+/workspaces/stitch_cluster/hw/snitch/include/snitch_vm
+incdir+/workspaces/stitch_cluster/hw/snitch/src
+incdir+/workspaces/stitch_cluster/hw/tcdm_interface/include/tcdm_interface
+incdir+/workspaces/stitch_cluster/hw/tcdm_interface/src
+incdir+/workspaces/stitch_cluster/target/snitch_cluster/generated
34 changes: 34 additions & 0 deletions .vscode/tasks.json
Original file line number Diff line number Diff line change
@@ -0,0 +1,34 @@
{
// See https://go.microsoft.com/fwlink/?LinkId=733558
// for the documentation about the tasks.json format
"version": "2.0.0",
"tasks": [
{
"label": "lint",
"type": "shell",
"command": "python",
"args": [
"${workspaceFolder}/.vscode/lint.py",
"${file}"
],
"problemMatcher": {
"owner": "verilator",
"fileLocation": ["absolute"],
"pattern": {
"regexp": "^%(Warning|Error).*:\\s(.*):(\\d+):(\\d+):\\s+(.*)$",
"file": 2,
"line": 3,
"column": 4,
"severity": 1,
"message": 5
}
},
"presentation": {
"echo": true,
"reveal": "never",
"focus": false,
"clear": true
}
},
]
}

0 comments on commit 2c5b988

Please sign in to comment.