Skip to content

fpga vanilla: align clocks in xilinx wrapper #750

fpga vanilla: align clocks in xilinx wrapper

fpga vanilla: align clocks in xilinx wrapper #750

Triggered via push February 10, 2025 12:59
Status Failure
Total duration 20s
Artifacts

gitlab-ci.yml

on: push
gitlab-ci
10s
gitlab-ci
Fit to window
Zoom out
Zoom in

Annotations

1 error
gitlab-ci
Process completed with exit code 128.