Skip to content

Commit

Permalink
Update info.yaml
Browse files Browse the repository at this point in the history
  • Loading branch information
radityankn authored May 31, 2024
1 parent d64fd43 commit fba2cf0
Showing 1 changed file with 9 additions and 9 deletions.
18 changes: 9 additions & 9 deletions info.yaml
Original file line number Diff line number Diff line change
@@ -1,20 +1,20 @@
# Tiny Tapeout project information
project:
title: "" # Project title
author: "" # Your name
discord: "" # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
description: "" # One line description of what your project does
title: "Voltage-Controlled Oscillator with Capacitor" # Project title
author: "Raditya" # Your name
discord: "UwURacoon223" # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
description: "VCO with capacitor for linearity" # One line description of what your project does
language: "Analog" # other examples include Verilog, Amaranth, VHDL, etc
clock_hz: 0 # Clock frequency in Hz (or 0 if not applicable)

# How many tiles your design occupies? A single tile is about 167x108 uM.
tiles: "1x2" # Valid values: 1x1 (digital only), 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

# How many analog pins does your project use?
analog_pins: 2 # Valid values: 0 to 6
analog_pins: 3 # Valid values: 0 to 6

# Your top module name must start with "tt_um_". Make it unique by including your github username:
top_module: "tt_um_example"
top_module: "tt_um_radityankn_capacitor_VCO"

# List your project's source files here. Source files must be in ./src and you must list each source file separately, one per line:
source_files:
Expand Down Expand Up @@ -53,9 +53,9 @@ pinout:
uio[7]: ""

# Analog pins - make sure to also set "analog_pins" above, else the pins won't be connected
ua[0]: ""
ua[1]: ""
ua[2]: ""
ua[0]: "OUT"
ua[1]: "VCON+"
ua[2]: "VCON-"
ua[3]: ""
ua[4]: ""
ua[5]: ""
Expand Down

0 comments on commit fba2cf0

Please sign in to comment.