Skip to content
New issue

Have a question about this project? Sign up for a free GitHub account to open an issue and contact its maintainers and the community.

Sign up for GitHub

By clicking “Sign up for GitHub”, you agree to our terms of service and privacy statement. We’ll occasionally send you account related emails.

Already on GitHub? Sign in to your account

Fixed reversed order of Zicboz and Zicsr in macros for cbo.zero #473

Merged
merged 4 commits into from
Jul 1, 2024
Merged

Fixed reversed order of Zicboz and Zicsr in macros for cbo.zero #473

Show file tree
Hide file tree
Changes from all commits
Commits
Show all changes
4 commits
Select commit Hold shift + click to select a range
4bc28e5
Fixed reversed order of Zicboz and Zicsr in macros for cbo.zero
davidharrishmc Jun 11, 2024
9dc21c7
Update cbo.zero-01.S
UmerShahidengr Jun 12, 2024
26507ab
Made RVTEST_ISA consistent between RV64 and RV32
davidharrishmc Jun 12, 2024
7097d0e
Merge branch 'master' of https://github.com/davidharrishmc/riscv-arch…
davidharrishmc Jun 12, 2024
File filter

Filter by extension

Filter by extension
Conversations
Failed to load comments.
Loading
Jump to
Jump to file
Failed to load files.
Loading
Diff view
Diff view
4 changes: 4 additions & 0 deletions CHANGELOG.md
View file
Open in desktop
Original file line number Diff line number Diff line change
@@ -1,4 +1,8 @@
# CHANGELOG

## [3.9.2] - 2024-06-11
- Fixed reversed order of zicboz and Zicsr in cbo.zero RVTEST_ISA/RVTET_CASE strings. Note that Sail does not yet handle cbo.zero

## [3.9.1] - 2024-05-24
- Split rv32i_m/F/fnmadd_b15.S, fnmsub_b15.S, fmadd_b15.S, fmsub_b15.S into multiple smaller tests
- Split each _b15 file into 50 files consists of 768 (128*6) tests
Expand Down
4 changes: 2 additions & 2 deletions riscv-test-suite/rv32i_m/CMO/src/cbo.zero-01.S
View file
Open in desktop
Original file line number Diff line number Diff line change
Expand Up @@ -20,7 +20,7 @@
//
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV32IZicsr_Zicboz")
RVTEST_ISA("RV32IZicboz_Zicsr")
UmerShahidengr marked this conversation as resolved.
Show resolved Hide resolved

.section .text.init
.globl rvtest_entry_point
Expand All @@ -30,7 +30,7 @@ RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*32.*I.*Zicsr.*Zicboz.*);def TEST_CASE_1=True;",cbozero)
RVTEST_CASE(0,"//check ISA:=regex(.*32.*I.*Zicboz.*Zicsr.*);def TEST_CASE_1=True;",cbozero)

RVTEST_SIGBASE(x2,signature_x2_1)

Expand Down
4 changes: 2 additions & 2 deletions riscv-test-suite/rv64i_m/CMO/src/cbo.zero-01.S
View file
Open in desktop
UmerShahidengr marked this conversation as resolved.
Show resolved Hide resolved
Original file line number Diff line number Diff line change
Expand Up @@ -20,7 +20,7 @@
//
#include "model_test.h"
#include "arch_test.h"
RVTEST_ISA("RV64IZicboz")
RVTEST_ISA("RV64IZicboz_Zicsr")

.section .text.init
.globl rvtest_entry_point
Expand All @@ -30,7 +30,7 @@ RVTEST_CODE_BEGIN

#ifdef TEST_CASE_1

RVTEST_CASE(0,"//check ISA:=regex(.*64.*I.*Zicsr.*Zicboz.*);def TEST_CASE_1=True;",cbozero)
RVTEST_CASE(0,"//check ISA:=regex(.*64.*I.*Zicboz.*Zicsr.*);def TEST_CASE_1=True;",cbozero)

RVTEST_SIGBASE(x3,signature_x3_1)

Expand Down